-
Notifications
You must be signed in to change notification settings - Fork 6.9k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
drivers: cache: Cache driver for NXP XCACHE controller #83827
drivers: cache: Cache driver for NXP XCACHE controller #83827
Conversation
The following west manifest projects have changed revision in this Pull Request:
✅ All manifest checks OK Note: This message is automatically posted and updated by the Manifest GitHub Action. |
@lucien-nxp FYI about this PR. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
regression board testing pass
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Approved but needs to be sequenced behind #83883
@mmahadevan108 I merged the HAL side so please update your PR to point to the new SHA. When the gating PR merges I'll clear my CR
0d07290
to
ba7cca4
Compare
Some NXP SoC's have External cache that is managed by the XCACHE cache controller. Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
This Kconfig is used to pull in the XCACHE SDK driver Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
The CM33 has a XCACHE controller to manage the External cache. Remove unused Kconfigs as we can use Zephyr API's to manage the CM33 cache, Signed-off-by: Mahesh Mahadevan <mahesh.mahadevan@nxp.com>
ba7cca4
to
d4c3cd1
Compare
@carlocaione , can you help review this PR. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
gating PR merged
@carlocaione , this PR is fixing CI failures that are gating a few other PR's. Could you help review |
Some NXP SoC's have External cache that is managed by the XCACHE cache controller. This should fix build failures seen with #83703
Fixes #83703