-
Notifications
You must be signed in to change notification settings - Fork 6.9k
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
hwmv2: intel_ish: Port to HMWv2 #68178
hwmv2: intel_ish: Port to HMWv2 #68178
Conversation
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
lgtm.
if TEST | ||
config TEST_EXTRA_STACK_SIZE |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
minor nit, the construct if
construct is equivalent to apply if
on all entries.
So when there is only one entry, then you might just write:
config TEST_EXTRA_STACK_SIZE
int
default 1024
depends on TEST
(depends on
is also equivalent to apply if
on all parts)
Ref: https://www.kernel.org/doc/html/latest/kbuild/kconfig-language.html#
boards/v2/intel/intel_ish/board.yml
Outdated
- name: intel_ish_5_4_1 | ||
vendor: intel | ||
socs: | ||
- name: intel_ish_5_4_1 | ||
|
||
- name: intel_ish_5_6_0 | ||
vendor: intel | ||
socs: | ||
- name: intel_ish_5_6_0 | ||
|
||
- name: intel_ish_5_8_0 | ||
vendor: intel | ||
socs: | ||
- name: intel_ish_5_8_0 |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
this should be using revisions
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
but we don't have revisions for SoCs in Zephyr, only for boards, and those numbers seems to identify the SoC.
I assume somewhat similar to what nRF does with its package variant identification field, like qfaa
, ciaa
, etc.
So probably the cleanest approach would be to have a single board, and then identify the soc, something like:
board
name: intel_ish
vendor: intel
socs:
- name: intel_ish_5_4_1
- name: intel_ish_5_6_0
- name: intel_ish_5_8_0
but I would leave such decision at the discretion of the board maintainer.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
We do have board revisions which can select which soc is used, as per 6809aae#diff-e26d2b274c8899adef8f82cb8fcf2a53a96838c4726caa9d7ad11c2afdb886af
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
but I would leave such decision at the discretion of the board maintainer.
@nashif , @jhedberg, @tbursztyka, @kwd-doodling - what do you think: should we keep ISH for HWMv2 as separate socs/boards for now same as currently, or migrate to board variants revisions, or ?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
We do have board revisions which can select which soc is used
I know, I was just pointing to the fact that 5_4_1
, 5_6_0
, 5_8_0
doesn't seem to be a revision of the board, but the revision of the SoC, and therefore using board revisions in this case might be a misnomer as well.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
In fact, they're different boards with different SoCs, not one board with different SoCs.
I've tried board revision. unfortunately it's a support of different boards with a same SoC, which doesn't fit our usage.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
In fact, they're different boards with different SoCs, not one board with different SoCs. I've tried board revision. unfortunately it's a support of different boards with a same SoC, which doesn't fit our usage.
@kwd-doodling just to double check: does the new board/soc/variant
naming scheme fit the ISH purposes ?,
i.e. what is proposed with the last commit here to have intel_ish/intel_ish_5_4_1
etc. board names
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
In fact, they're different boards with different SoCs, not one board with different SoCs.
if they are in fact different boards, then I think they should still be modeled as individual boards.
I just had the impression that the intel_ish
as a board was kind of a phony board, because the ish is a co-processor inside a SoC / SiP.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@nashif what do you think about possible optimizations for ISH names ?
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
@nashif what do you think about possible optimizations for ISH names ?
@nashif, @kwd-doodling - are we going to rename SoC/boards somehow towards hwmv2 in this PR ?
If yes, then please suggest your new naming schema.
2f44ab3
to
981d235
Compare
@golowanow Hi Dmitrii, what's HMWv2? why move ISH boards/SoCs into a new v2 sub-directory? |
@kwd-doodling more details on HMWv2 are here - #51831, #67682 or you can contacl me or @nashif on Teams/email. |
a4d89c3
to
f3c8227
Compare
|
@kwd-doodling, @tejlmand, @nashif, @57300, @gmarull - up to your attention. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
same comments as to intel_ish_5_4_1.yaml.
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
same thing - it is not yet upstreamed
zephyr/boards/x86/intel_ish/intel_ish_5_6_0.yaml
Lines 1 to 14 in 7551b85
identifier: intel_ish_5_6_0 | |
name: Intel ISH 5.6.0 SoC | |
type: mcu | |
arch: x86 | |
toolchain: | |
- zephyr | |
ram: 640 | |
supported: | |
- serial | |
testing: | |
ignore_tags: | |
- net | |
- bluetooth | |
vendor: intel |
Sorry, I messed up with the reviewers list while removing myself. And for some reason I am unable to fix it... |
It looks like that at most 15 reviewers can be "manually" selected. Maybe the removal of additional people is due to this limit as well. |
Move and convert soc/x86/intel_ish to HWMv2 as soc/intel/intel_ish Signed-off-by: Dmitrii Golovanov <dmitrii.golovanov@intel.com>
Move and convert to HWMv2 the following board configurations: intel_ish_5_4_1, intel_ish_5_6_0, intel_ish_5_8_0 Signed-off-by: Dmitrii Golovanov <dmitrii.golovanov@intel.com>
Adjust intel/intel_ish SoC and board maintainers to HWMv2 move. Signed-off-by: Dmitrii Golovanov <dmitrii.golovanov@intel.com>
f63eeca
to
db0dd1b
Compare
|
Port
intel_ish
SoCs and board configurations for: