-
Notifications
You must be signed in to change notification settings - Fork 0
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Sound Canvas SC-55 #2
Comments
According to SC55 service manual, you should look at DAC IC7 - UPD6376, where13pin@IC7 - LRCK(WCLK), 15pin@IC7 - SDATA, 16pin@IC7 - BCLK. SC-55 is described as 16bit 32kHz, for that bit clock should be (16x2x32000)=1.024MHz, and the master clock must be bclk x2 or bclk x4 or x8 or x16. Reset line can be found at IC21 pin 21 or IC31 pin 1. Master clock needs to be found at the clk pins mentioned in service manual, without real device i can't say for sure which line is valid for that. |
Ok, I will try using your informations. Thanks for your work/project and support! |
Don't forget that you must configure dif0-dif2 , fs0-fs3 according to 16bit right justified , 32kHz, and cks0-cks1 according to mclk/lrck divide. |
Yes, already noticed, thank you! Still waiting for the boards/components... Once I try I'll report my findings. |
Just for attention, in neighbor issue we found that the MCLK pin also can be feed with BCK line. It works. |
Thanks! Unfortunately I'm still waiting for the chips... eBay supplier was a scam, let's hope I have more luck from AliExpress... |
I ordered from Ali 3 weeks ago, and the chips are already in country going to my city. |
So, any news, have you tried the mod? |
Got the parts, will try in a few days... |
Hi, I was wondering if this could be used also with a Sound Canvas SC-55.
In particularly, which input points shall be used for sysclk, data, qclk, wclk and reset?
Thanks in advance!
The text was updated successfully, but these errors were encountered: