Bump FIRRTL to 1.5.6; Update dependencies; Add passes to accomodate FIRRTL changes #21
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Bump up FIRRTL to 1.5.6, the last SFC (Scala FIRRTL Compiler) before MFC (MLIR FIRRTL Compiler).
Bump up json4s to satisfy FIRRTL 1.5.6 dependency.
Bump up Scala to satisfy FIRRTL 1.5.6 dependency.
Bump up sbt for more recent JDK support.
Add a new pass to remove formal and coverage IR nodes.
Invoke
firrtl.passes.memlib.VerilogMemDelays
to align the behavior of MemRead.Invoke
firrtl.transforms.formal.ConvertAsserts
to transform assertions (Verification IR nodes with op == Formal.Assert) into combination of Print and Stop statements.Fix expected result of
ReplaceRsvdKeywords
pass test.Compilation passed under JDK11 and JDK 17, also on JDK21 if further bump sbt to 1.9.0
Correctly generates header file for RocketChip (Both Chisel 3.5.6 and 3.4.3), simulation (dhrystone) passed.