RTL to GDS II flow for a custom "Oven FSM" ASIC design utilising Qflow, an Open Source Physical Design toolchain.
-
Updated
Aug 3, 2024 - Verilog
RTL to GDS II flow for a custom "Oven FSM" ASIC design utilising Qflow, an Open Source Physical Design toolchain.
Add a description, image, and links to the rtltogds2 topic page so that developers can more easily learn about it.
To associate your repository with the rtltogds2 topic, visit your repo's landing page and select "manage topics."