#

logical-syntesis

Here are 2 public repositories matching this topic...

neonkore / Odin2

verilog HDL synthesis tool for CAD research

cad logical-syntesis

Updated Feb 10, 2016
Verilog

WellingtonEspindula / INF01194-RISCV-Steel-Synthesis

Simulation, Logical and Physical Syntesis of the RISC-V Steel Core using Cadence EDA tools.

risc-v cadence physical-synthesis innovus logical-syntesis

Updated Jan 15, 2025
Verilog

Improve this page

Add a description, image, and links to the logical-syntesis topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the logical-syntesis topic, visit your repo's landing page and select "manage topics."