Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
-
Updated
Oct 15, 2024 - VHDL
Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments
BDD Gherkin implementation in native SystemVerilog, based on UVM.
High-Performance Binary Neural Networks for MNIST Classification: From Software to ASIC
IC implementation of Systolic Array for TPU
I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. A single-path delay commutator processing element (SDC PE) has been proposed for the first time. It saves a complex adder compared with the typical radix-2 butterfly unit. The new pipelined architecture can be …
The LEON2 is a synthesisable VHDL model of a 32-bit processor conforming to the IEEE-1754 (SPARC V8) architecture.
Moore.io Demo Project
Hdl is a tool for easing the work with hardware description languages.
VIP for AXI Protocol
Awesome ASIC design verification
Quasar 2.0: Chisel equivalent of SweRV-EL2
Application Specific Integrated Circuit(ASIC)
Made Million Instruction Per Second Processor
TCL examples from the Clif Flynt's classic
A repo for small SVA examples
Add a description, image, and links to the asic-verification topic page so that developers can more easily learn about it.
To associate your repository with the asic-verification topic, visit your repo's landing page and select "manage topics."