-
Notifications
You must be signed in to change notification settings - Fork 917
Issues: riscv-software-src/riscv-isa-sim
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Author
Label
Projects
Milestones
Assignee
Sort
Issues list
Potentially Incorrect PMP Behavior in Spike: Access Crossing PMP Boundary Allowed
#1941
opened Mar 20, 2025 by
mahendraVamshi
FOR V=1 does the MXR should be effect the pointer masking apply
#1940
opened Mar 20, 2025 by
xinyuwang-starfive
Clarification on the behaviour of spike in debug mode and in normal mode for multicore scenario needed
#1938
opened Mar 18, 2025 by
bantierr
How to access the vector register in the header file in the spike simulator for custom instruction.
#1927
opened Mar 4, 2025 by
TVS2004Chaitanya
Does Spike support SPMP (Supervisor Physical Memory Protection) ?
#1908
opened Jan 28, 2025 by
kassasAndes
Couldn't find extension 'rocket' in shared library 'libcustomext.so'
#1874
opened Dec 11, 2024 by
chenhychen
for vleff inst take breakpoint on not first element,does it need report breakpoint?
#1851
opened Nov 5, 2024 by
xinyuwang-starfive
Previous Next
ProTip!
Exclude everything labeled
bug
with -label:bug.