Skip to content

Latest commit

 

History

History
30 lines (21 loc) · 725 Bytes

README.md

File metadata and controls

30 lines (21 loc) · 725 Bytes

CS254-Digital-Logic-Design-Lab

All my submissions to assignments in CS254 - Digital Logic Design Lab ( Spring Course 2019 IIT BOMBAY)
Contributors : Ramprasad, Tarun Somavarapu, Mahith, Tarun Teja (Team : The_Designers)

GL-1

Ganit - A Simple Calculator Components : Full Adder, 7-bit Full Adder,4-bit Adder, 7-bit Subtractor, 4-bit Multiplier, 4-bit Square

GL-2

Priority Encoder Components : 16 bit comparator, 16 bit even parity, (6 by 3) multiplexer, 1 bit full adder, 8 bit priority encoder

GL-3

Components : Four registers ( 16 FlipFlops ) + 1 FlipFlop

GL-4

Stop Watch

GL-5

Elevator

GL-6

Vending Machine

GL-7

Arbiter, RoundRobin

Project

WRITE configuration Logic in SDN router