Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

synth_design failed #434

Open
mahuatong111 opened this issue Jan 21, 2025 · 0 comments
Open

synth_design failed #434

mahuatong111 opened this issue Jan 21, 2025 · 0 comments

Comments

@mahuatong111
Copy link

Hi everyone, I'm getting an error while generating a bitstream, I don't know what's the reason for this, I hope someone can help me out, I'd appreciate it.
vivado version : 2019.1
ubuntu : 18.04
Enter the command steps:
git clone https://github.com/pulp-platform/pulpissimo.git
cd pulpissimo
git checkout 77930fa
make checkout
cd fpga
make nexys_video
Error message:
Top: xilinx_pulpissimo
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
ERROR: [Synth 8-1031] dm is not declared [/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv:14]
ERROR: [Synth 8-1031] dm is not declared [/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv:284]
ERROR: [Synth 8-1031] dm is not declared [/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv:289]
ERROR: [Synth 8-1031] dm is not declared [/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv:290]
ERROR: [Synth 8-1031] dm is not declared [/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv:293]
ERROR: [Synth 8-1031] dm is not declared [/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv:348]
ERROR: [Synth 8-1031] dm is not declared [/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv:349]
INFO: [Synth 8-2350] module pulp_soc ignored due to previous errors [/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv:14]
Failed to read verilog '/home/mk/risc-v2020/pulpissimo/ips/pulp_soc/rtl/pulp_soc/pulp_soc.sv'
2 Infos, 2 Warnings, 0 Critical Warnings and 8 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
INFO: [Common 17-206] Exiting Vivado at Tue Jan 21 10:06:45 2025...
Makefile:11: recipe for target 'all' failed
make[1]: *** [all] Error 1
make[1]: 离开目录“/home/mk/risc-v2020/pulpissimo/fpga/pulpissimo-nexys_video”
Makefile:30: recipe for target 'nexys_video' failed
make: *** [nexys_video] Error 2

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant