Skip to content

Commit

Permalink
Updated jit_eltwise_emitters.cpp
Browse files Browse the repository at this point in the history
  • Loading branch information
geeky33 authored Jan 28, 2025
1 parent b9b10b5 commit a15b8cb
Showing 1 changed file with 8 additions and 8 deletions.
Original file line number Diff line number Diff line change
Expand Up @@ -290,14 +290,14 @@ void jit_equal_emitter::register_table_entries() {
}

/// NOTEQUAL ///
jit_not_equal_emitter::jit_not_equal_emitter(dnnl::impl::cpu::aarch64::jit_generator *host,
jit_not_equal_emitter::jit_not_equal_emitter(dnnl::impl::cpu::aarch64::jit_generator* host,
dnnl::impl::cpu::aarch64::cpu_isa_t host_isa,
const std::shared_ptr<ov::Node>& node)
: jit_emitter(host, host_isa, get_arithmetic_binary_exec_precision(node)) {
prepare_table();
}

jit_not_equal_emitter::jit_not_equal_emitter(dnnl::impl::cpu::aarch64::jit_generator *host,
jit_not_equal_emitter::jit_not_equal_emitter(dnnl::impl::cpu::aarch64::jit_generator* host,
dnnl::impl::cpu::aarch64::cpu_isa_t host_isa,
const ov::element::Type exec_prc)
: jit_emitter(host, host_isa, exec_prc) {
Expand All @@ -308,7 +308,7 @@ size_t jit_not_equal_emitter::get_inputs_count() const {
return 2;
}

size_t jit_not_equal_emitter::get_aux_vecs_count() const {
size_t jit_not_equal_emitter::get_aux_vecs_count() const {
return 1;
}

Expand All @@ -330,18 +330,18 @@ void jit_not_equal_emitter::emit_impl(const std::vector<size_t>& in_vec_idxs,
}
}
template <dnnl::impl::cpu::aarch64::cpu_isa_t isa>
void jit_not_equal_emitter::emit_isa(const std::vector<size_t> &in_vec_idxs,
const std::vector<size_t> &out_vec_idxs) const {
void jit_not_equal_emitter::emit_isa(const std::vector<size_t>& in_vec_idxs,
const std::vector<size_t>& out_vec_idxs) const {
OV_CPU_JIT_EMITTER_ASSERT(exec_prc_ == ov::element::f32, "unsupported precision: " + exec_prc_.to_string());

using TReg = typename dnnl::impl::cpu::aarch64::cpu_isa_traits<isa>::TReg;
const TReg src1 = TReg(in_vec_idxs[0]);
const TReg src2 = TReg(in_vec_idxs[1]);
const TReg dst = TReg(out_vec_idxs[0]);
const TReg aux = TReg(aux_vec_idxs[0]);

h->fcmeq(dst.s, src1.s, src2.s);

h->not_(dst.b16, dst.b16);
h->ld1r(aux.s, table_val2("one"));
h->and_(dst.b16, dst.b16, aux.b16);
Expand Down

0 comments on commit a15b8cb

Please sign in to comment.