Skip to content

nobotro/my-created-fpga-verilog-samples

Repository files navigation

fpga-verilog-samples

My created fpga verilog samples.

All samples compiled and tested on Altera Cyclone IV EP4CE6 development board.

Please note,"0" is active state on my development board pin.

for example:

led_pin=1'b0;//led is on now

led_pin=1'b1;//led is off now

Releases

No releases published

Packages

No packages published