-
Notifications
You must be signed in to change notification settings - Fork 1
/
sbcms.eqn
52 lines (44 loc) · 1.42 KB
/
sbcms.eqn
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
; CMS Logic Scheme for Sound Blaster 2.0
; Copyright (C) 2019 by Scorp (Filipp Andjelo)
;
; This program is free software: you can redistribute it and/or modify
; it under the terms of the GNU General Public License as published by
; the Free Software Foundation, version 3.
;
; This program is distributed in the hope that it will be useful, but
; WITHOUT ANY WARRANTY; without even the implied warranty of
; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
; General Public License for more details.
;
; You should have received a copy of the GNU General Public License
; along with this program. If not, see <http://www.gnu.org/licenses/>.
;
; Version: 20190410
CHIP SB20 16V8
gnd=10 ; Ground
vcc=20 ; +5V
; Input
cs1=1 ; Chip select for the upper SAA-1099 or YM3812
cs2=2 ; Chip select for the lower SAA-1099
cs0=3 ; Common chip select
clock=4 ; Clock signal controlled by the D-FlipFlop
wr=5 ; Write signal
reset=6 ; Reset signal
dtack=11 ; Data Transfer Acknowledge from both SAA-1099
; Output
iochrdy=13 ; Tri-Stated I/O CHRDY
cs_opl=14 ; CS of YM3812
cs_cms1=15 ; CS of upper SAA-1099
cs_cms2=16 ; CS of lower SAA-1099
ff_pre=17 ; Preset of the D-FlipFlop
ff_d=18 ; D of the D-FlipFlop
ff_clock=19 ; Clock of the D-FlipFlop
EQUATIONS
cs_opl = /cs0 + cs1
cs_cms1 = cs0 + cs1
cs_cms2 = cs0 + cs2
ff_pre = dtack * reset
ff_d = cs0 + cs1 * cs2
ff_clock = /wr
iochrdy.trst = /clock
iochrdy = gnd