Skip to content

Latest commit

 

History

History
40 lines (33 loc) · 1.53 KB

README.md

File metadata and controls

40 lines (33 loc) · 1.53 KB
Raw

Oxygen: A RISC-V Simulator

Oxygen is a RISC-V assembly simulator built with a Django backend. It supports the I, M, F, and C extensions, allowing users to write, decode, and execute RISC-V assembly programs. The simulator provides both full program execution and step-by-step execution modes, with features to display and update register and memory values accordingly.

Features

  • Write RISC-V assembly code
  • Support for I, M, F, and C extensions
  • Instruction decoding
  • Hexadecimal representation of each instruction
  • Full program processing in one go
  • Step-by-step execution
  • Display and update register and memory values during execution

Getting Started

  1. Clone the repository. 
    git clone --recursive https://github.com/merledu/oxygen.git
  2. Setup the application. 
    ./debian_setup.sh
  3. Run the development server. 
    python3.10 manage.py runserver
    The server will start on http://127.0.0.1:8000/.

Usage

  1. Open your web browser and navigate to http://127.0.0.1:8000/.
  2. You can start writing RISC-V assembly code in the provided text editor.
  3. After which you can use the following features:
    • Assemble: Get the hex representation and base instruction of each instruction.
    • Run: Execute the entire program at once.
    • Step Execution: Execute the program instruction by instruction.
    • Reset: Reset the memory and registers to start executing again.
    • Registers and Memory: View and update register and memory values as instructions are executed.