v0.1: Moved all logic to rising clock edge of 'clk'

• Moved all logic to rising clock edge of 'clk'
• Changed clock frequency to 100kHz