This is a digital hardware design of UART communication protocol using VHDL as the HDL. Description of the design files are documented as Markdown source files that have ".md" file extension. Testbenches are also provided. Testbenches are also provided.
-
Notifications
You must be signed in to change notification settings - Fork 0
This is a digital hardware design of UART communication protocol using VHDL as the HDL.
License
ibrahimayaz95/UART_DESIGN_WITH_VHDL
About
This is a digital hardware design of UART communication protocol using VHDL as the HDL.
Topics
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published