Skip to content

This is a digital hardware design of UART communication protocol using VHDL as the HDL.

License

Notifications You must be signed in to change notification settings

ibrahimayaz95/UART_DESIGN_WITH_VHDL

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

14 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

This is a digital hardware design of UART communication protocol using VHDL as the HDL. Description of the design files are documented as Markdown source files that have ".md" file extension. Testbenches are also provided. Testbenches are also provided.

About

This is a digital hardware design of UART communication protocol using VHDL as the HDL.

Topics

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages