😃
Making it big
CPU Design Engineer ; ex EE Ph.D. student @ Harvard University
-
Apple Inc.
- Harvard University
Highlights
- Pro
Pinned Loading
-
MatebookXPro-hackintosh
MatebookXPro-hackintosh PublicHackintosh Solution for the Huawei Matebook X Pro
-
Core-i9000
Core-i9000 PublicA Superscalar Out-of-Order RISC-V CPU for ECE 411 at UIUC.
-
ViT-FPGA-TPU
ViT-FPGA-TPU PublicFPGA based Vision Transformer accelerator (Harvard CS205)
-
-
Pokemon-SystemVerilog-Edition
Pokemon-SystemVerilog-Edition PublicSystem Verilog Pokemon for ECE 385 Final Project
Verilog 1
2 contributions in the last year
Day of Week | March Mar | April Apr | May May | June Jun | July Jul | August Aug | September Sep | October Oct | November Nov | December Dec | January Jan | February Feb | |||||||||||||||||||||||||||||||||||||||||
Sunday Sun | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Monday Mon | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Tuesday Tue | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Wednesday Wed | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Thursday Thu | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Friday Fri | |||||||||||||||||||||||||||||||||||||||||||||||||||||
Saturday Sat |
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More
Activity overview
Contributed to
gnodipac886/ViT-FPGA-TPU
Loading
Contribution activity
March 2025
gnodipac886 has no activity
yet for this period.