Skip to content

Commit

Permalink
Verilog say Hello! (#8)
Browse files Browse the repository at this point in the history
This one was pretty simple it's a compiled lanugage so we couldn't rely on shebang
like we did for elixir and instead had to compile the verilog application and run it.
  • Loading branch information
SuperPablo987 authored Oct 30, 2024
1 parent de03de5 commit 15e8e70
Show file tree
Hide file tree
Showing 6 changed files with 29 additions and 1 deletion.
2 changes: 1 addition & 1 deletion README.md
Original file line number Diff line number Diff line change
Expand Up @@ -2,7 +2,7 @@

<p align="center">
<a href="https://hub.docker.com/r/100hellos" alt="DockerHub!">
<img src="https://img.shields.io/badge/Hello%20World!-36_to_go-yellow"
<img src="https://img.shields.io/badge/Hello%20World!-35_to_go-yellow"
height="130"></a>
</p>

Expand Down
9 changes: 9 additions & 0 deletions verilog/Dockerfile
Original file line number Diff line number Diff line change
@@ -0,0 +1,9 @@
# syntax=docker/dockerfile:1
# escape=\
FROM 100hellos/000-base:local

RUN sudo \
apk add --no-cache \
iverilog

COPY --chown=human:human ./files /hello-world
1 change: 1 addition & 0 deletions verilog/Makefile
Original file line number Diff line number Diff line change
@@ -0,0 +1 @@
include ../Makefile.language-container.mk
6 changes: 6 additions & 0 deletions verilog/README.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,6 @@
# Verilog


Verilog was created by Prabhu Goel, Phil Moorby and Chi-Lai Huang between late 1983 and early 1984.Chi-Lai Huang had earlier worked on a hardware description LALSD, a language developed by Professor S.Y.H. Su, for his PhD work. The rights holder for this process, at the time proprietary, was "Automated Integrated Design Systems" (later renamed to Gateway Design Automation in 1985). Gateway Design Automation was purchased by Cadence Design Systems in 1990. Cadence now has full proprietary rights to Gateway's Verilog and the Verilog-XL, the HDL-simulator that would become the de facto standard (of Verilog logic simulators) for the next decade. Originally, Verilog was only intended to describe and allow simulation; the automated synthesis of subsets of the language to physically realizable structures (gates etc.) was developed after the language had achieved widespread usage.

Verilog is a portmanteau of the words "verification" and "logic". [Wikipedia](https://en.wikipedia.org/wiki/Verilog)
4 changes: 4 additions & 0 deletions verilog/files/hello-world.sh
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
#!/usr/bin/env sh

iverilog -o hello-world hello-world.v
./hello-world
8 changes: 8 additions & 0 deletions verilog/files/hello-world.v
Original file line number Diff line number Diff line change
@@ -0,0 +1,8 @@
module hello_world;

initial begin
$display ("Hello World!");
$finish;
end

endmodule

0 comments on commit 15e8e70

Please sign in to comment.