Skip to content

Commit

Permalink
Block bad pyside version 6.8.0
Browse files Browse the repository at this point in the history
  • Loading branch information
freand76 committed Oct 10, 2024
1 parent 7991ffb commit 45eb735
Show file tree
Hide file tree
Showing 2 changed files with 5 additions and 2 deletions.
3 changes: 3 additions & 0 deletions CHANGELOG.md
Original file line number Diff line number Diff line change
Expand Up @@ -2,6 +2,9 @@

## vx.x.x

## v0.5.0
- Block bad pyside version 6.8.0

## v0.5.0
- Added pytest verilog testbench example
- Update python dependencies (yosys/pydantic/pyside6/...)
Expand Down
4 changes: 2 additions & 2 deletions pyproject.toml
Original file line number Diff line number Diff line change
Expand Up @@ -5,7 +5,7 @@ build-backend = "setuptools.build_meta"
[project]
name = "digsim-logic-simulator"
description = "Interactive Digital Logic Simulator"
version = "0.5.0"
version = "0.6.0"
authors = [{name = "Fredrik Andersson", email = "freand@gmail.com"}]
maintainers = [{name = "Fredrik Andersson", email = "freand@gmail.com"}]
readme = "README.md"
Expand All @@ -25,7 +25,7 @@ classifiers = [
requires-python = ">=3.9"
dependencies = [
"pyvcd>=0.4.0",
"pyside6>=6.7.3",
"pyside6>=6.7.3,<6.8",
"pexpect==4.9.0",
"pydantic==2.9.2",
"qtawesome",
Expand Down

0 comments on commit 45eb735

Please sign in to comment.