x1_delay1Clk

Description

1 clk DELAY.

Ports

Name	Direction	Width	Comment
in	Rx	1 bit
out	Tx	1 bit

Pipeline latency (clk @ 125 MHz)

1 clk cycle.

VHDL

x1_delay1Clk.vhd