Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Implement SCRU operation #19

Merged
merged 1 commit into from
Jul 9, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
1 change: 1 addition & 0 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -189,6 +189,7 @@ specifications, as well as pseudo operations.

| Mnemonic | Opcode | Operands | Description |
|------------|--------|:--------:|-------------------------------------------------------|
| `SCRU` | `00Dn` | 1 | Scrolls the current bitplane up `n` pixels |
| `SAVESUB` | `5st2` | 2 | Saves subset of registers from `s` to `t` in memory |
| `LOADSUB` | `5st3` | 2 | Loads subset of registers from `s` to `t` from memory |
| `AUDIO` | `F002` | 0 | Load 16-byte audio pattern buffer from `index` |
Expand Down
1 change: 1 addition & 0 deletions chip8asm/statement.py
Original file line number Diff line number Diff line change
Expand Up @@ -70,6 +70,7 @@
Operation(op="Fs75", operands=1, source=1, target=0, numeric=0, mnemonic="SRPL"),
Operation(op="Fs85", operands=1, source=1, target=0, numeric=0, mnemonic="LRPL"),
# XO Chip Instructions
Operation(op="00Dn", operands=1, source=0, target=0, numeric=1, mnemonic="SCRU"),
Operation(op="5st2", operands=2, source=1, target=1, numeric=0, mnemonic="SAVESUB"),
Operation(op="5st3", operands=2, source=1, target=1, numeric=0, mnemonic="LOADSUB"),
Operation(op="F002", operands=0, source=0, target=0, numeric=0, mnemonic="AUDIO"),
Expand Down
9 changes: 9 additions & 0 deletions test/test_integration.py
Original file line number Diff line number Diff line change
Expand Up @@ -79,4 +79,13 @@ def test_loadsub_mnemonic_translate_correct(self):
machine_code = program.generate_machine_code()
self.assertEqual([0x51, 0x63], machine_code)

def test_scrollup_mnemonic_translate_correct(self):
program = Program()
statement = Statement()
statement.parse_line(" SCRU 5 ; scroll up statement")
program.statements.append(statement)
program = self.translate_statements(program)
machine_code = program.generate_machine_code()
self.assertEqual([0x00, 0xD5], machine_code)

# E N D O F F I L E #######################################################
Loading