-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy pathhw_aux_timer.h
447 lines (424 loc) · 21.4 KB
/
hw_aux_timer.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
/******************************************************************************
* Filename: hw_aux_timer_h
* Revised: 2017-05-22 18:50:33 +0200 (Mon, 22 May 2017)
* Revision: 49040
*
* Copyright (c) 2015 - 2017, Texas Instruments Incorporated
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1) Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2) Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* 3) Neither the name of the ORGANIZATION nor the names of its contributors may
* be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
******************************************************************************/
#ifndef __HW_AUX_TIMER_H__
#define __HW_AUX_TIMER_H__
//*****************************************************************************
//
// This section defines the register offsets of
// AUX_TIMER component
//
//*****************************************************************************
// Timer 0 Configuration
#define AUX_TIMER_O_T0CFG 0x00000000
// Timer 1 Configuration
#define AUX_TIMER_O_T1CFG 0x00000004
// Timer 0 Control
#define AUX_TIMER_O_T0CTL 0x00000008
// Timer 0 Target
#define AUX_TIMER_O_T0TARGET 0x0000000C
// Timer 1 Target
#define AUX_TIMER_O_T1TARGET 0x00000010
// Timer 1 Control
#define AUX_TIMER_O_T1CTL 0x00000014
//*****************************************************************************
//
// Register: AUX_TIMER_O_T0CFG
//
//*****************************************************************************
// Field: [13] TICK_SRC_POL
//
// Tick source polarity for Timer 0.
// ENUMs:
// FALL Count on falling edges of TICK_SRC.
// RISE Count on rising edges of TICK_SRC.
#define AUX_TIMER_T0CFG_TICK_SRC_POL 0x00002000
#define AUX_TIMER_T0CFG_TICK_SRC_POL_BITN 13
#define AUX_TIMER_T0CFG_TICK_SRC_POL_M 0x00002000
#define AUX_TIMER_T0CFG_TICK_SRC_POL_S 13
#define AUX_TIMER_T0CFG_TICK_SRC_POL_FALL 0x00002000
#define AUX_TIMER_T0CFG_TICK_SRC_POL_RISE 0x00000000
// Field: [12:8] TICK_SRC
//
// Select Timer 0 tick source from the synchronous event bus.
// ENUMs:
// ADC_IRQ AUX_EVCTL:EVSTAT1.ADC_IRQ
// MCU_EVENT AUX_EVCTL:EVSTAT1.MCU_EV
// ACLK_REF AUX_EVCTL:EVSTAT1.ACLK_REF
// AUXIO15 AUX_EVCTL:EVSTAT1.AUXIO15
// AUXIO14 AUX_EVCTL:EVSTAT1.AUXIO14
// AUXIO13 AUX_EVCTL:EVSTAT1.AUXIO13
// AUXIO12 AUX_EVCTL:EVSTAT1.AUXIO12
// AUXIO11 AUX_EVCTL:EVSTAT1.AUXIO11
// AUXIO10 AUX_EVCTL:EVSTAT1.AUXIO10
// AUXIO9 AUX_EVCTL:EVSTAT1.AUXIO9
// AUXIO8 AUX_EVCTL:EVSTAT1.AUXIO8
// AUXIO7 AUX_EVCTL:EVSTAT1.AUXIO7
// AUXIO6 AUX_EVCTL:EVSTAT1.AUXIO6
// AUXIO5 AUX_EVCTL:EVSTAT1.AUXIO5
// AUXIO4 AUX_EVCTL:EVSTAT1.AUXIO4
// AUXIO3 AUX_EVCTL:EVSTAT1.AUXIO3
// AUXIO2 AUX_EVCTL:EVSTAT0.AUXIO2
// AUXIO1 AUX_EVCTL:EVSTAT0.AUXIO1
// AUXIO0 AUX_EVCTL:EVSTAT0.AUXIO0
// AON_PROG_WU AUX_EVCTL:EVSTAT0.AON_PROG_WU
// AON_SW AUX_EVCTL:EVSTAT0.AON_SW
// OBSMUX1 AUX_EVCTL:EVSTAT0.OBSMUX1
// OBSMUX0 AUX_EVCTL:EVSTAT0.OBSMUX0
// RTC_4KHZ AON_RTC:SUBSEC.VALUE bit 19.
// AON_RTC:CTL.RTC_4KHZ_EN enables this event.
// ADC_DONE AUX_EVCTL:EVSTAT0.ADC_DONE
// SMPH_AUTOTAKE_DONE AUX_EVCTL:EVSTAT0.SMPH_AUTOTAKE_DONE
// TIMER1_EV AUX_EVCTL:EVSTAT0.TIMER1_EV
// TDC_DONE AUX_EVCTL:EVSTAT0.TDC_DONE
// AUX_COMPB AUX_EVCTL:EVSTAT0.AUX_COMPB
// AUX_COMPA AUX_EVCTL:EVSTAT0.AUX_COMPA
// RTC_CH2_EV AUX_EVCTL:EVSTAT0.AON_RTC_CH2
#define AUX_TIMER_T0CFG_TICK_SRC_W 5
#define AUX_TIMER_T0CFG_TICK_SRC_M 0x00001F00
#define AUX_TIMER_T0CFG_TICK_SRC_S 8
#define AUX_TIMER_T0CFG_TICK_SRC_ADC_IRQ 0x00001F00
#define AUX_TIMER_T0CFG_TICK_SRC_MCU_EVENT 0x00001E00
#define AUX_TIMER_T0CFG_TICK_SRC_ACLK_REF 0x00001D00
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO15 0x00001C00
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO14 0x00001B00
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO13 0x00001A00
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO12 0x00001900
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO11 0x00001800
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO10 0x00001700
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO9 0x00001600
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO8 0x00001500
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO7 0x00001400
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO6 0x00001300
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO5 0x00001200
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO4 0x00001100
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO3 0x00001000
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO2 0x00000F00
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO1 0x00000E00
#define AUX_TIMER_T0CFG_TICK_SRC_AUXIO0 0x00000D00
#define AUX_TIMER_T0CFG_TICK_SRC_AON_PROG_WU 0x00000C00
#define AUX_TIMER_T0CFG_TICK_SRC_AON_SW 0x00000B00
#define AUX_TIMER_T0CFG_TICK_SRC_OBSMUX1 0x00000A00
#define AUX_TIMER_T0CFG_TICK_SRC_OBSMUX0 0x00000900
#define AUX_TIMER_T0CFG_TICK_SRC_RTC_4KHZ 0x00000800
#define AUX_TIMER_T0CFG_TICK_SRC_ADC_DONE 0x00000700
#define AUX_TIMER_T0CFG_TICK_SRC_SMPH_AUTOTAKE_DONE 0x00000600
#define AUX_TIMER_T0CFG_TICK_SRC_TIMER1_EV 0x00000500
#define AUX_TIMER_T0CFG_TICK_SRC_TDC_DONE 0x00000300
#define AUX_TIMER_T0CFG_TICK_SRC_AUX_COMPB 0x00000200
#define AUX_TIMER_T0CFG_TICK_SRC_AUX_COMPA 0x00000100
#define AUX_TIMER_T0CFG_TICK_SRC_RTC_CH2_EV 0x00000000
// Field: [7:4] PRE
//
// Prescaler division ratio is 2^PRE:
//
// 0x0: Divide by 1.
// 0x1: Divide by 2.
// 0x2: Divide by 4.
// ...
// 0xF: Divide by 32,768.
#define AUX_TIMER_T0CFG_PRE_W 4
#define AUX_TIMER_T0CFG_PRE_M 0x000000F0
#define AUX_TIMER_T0CFG_PRE_S 4
// Field: [1] MODE
//
// Timer 0 mode.
//
// Configure source for Timer 0 prescaler.
// ENUMs:
// TICK Use event set by TICK_SRC as source for prescaler.
// CLK Use AUX clock as source for prescaler.
#define AUX_TIMER_T0CFG_MODE 0x00000002
#define AUX_TIMER_T0CFG_MODE_BITN 1
#define AUX_TIMER_T0CFG_MODE_M 0x00000002
#define AUX_TIMER_T0CFG_MODE_S 1
#define AUX_TIMER_T0CFG_MODE_TICK 0x00000002
#define AUX_TIMER_T0CFG_MODE_CLK 0x00000000
// Field: [0] RELOAD
//
// Timer 0 reload mode.
// ENUMs:
// CONT Continuous mode.
//
// Timer 0 restarts when the
// counter value becomes equal to or greater than
// ( T0TARGET.VALUE - 1).
// MAN Manual mode.
//
// Timer 0 stops and
// T0CTL.EN becomes 0 when the counter value
// becomes equal to or greater than
// T0TARGET.VALUE.
#define AUX_TIMER_T0CFG_RELOAD 0x00000001
#define AUX_TIMER_T0CFG_RELOAD_BITN 0
#define AUX_TIMER_T0CFG_RELOAD_M 0x00000001
#define AUX_TIMER_T0CFG_RELOAD_S 0
#define AUX_TIMER_T0CFG_RELOAD_CONT 0x00000001
#define AUX_TIMER_T0CFG_RELOAD_MAN 0x00000000
//*****************************************************************************
//
// Register: AUX_TIMER_O_T1CFG
//
//*****************************************************************************
// Field: [13] TICK_SRC_POL
//
// Tick source polarity for Timer 1.
// ENUMs:
// FALL Count on falling edges of TICK_SRC.
// RISE Count on rising edges of TICK_SRC.
#define AUX_TIMER_T1CFG_TICK_SRC_POL 0x00002000
#define AUX_TIMER_T1CFG_TICK_SRC_POL_BITN 13
#define AUX_TIMER_T1CFG_TICK_SRC_POL_M 0x00002000
#define AUX_TIMER_T1CFG_TICK_SRC_POL_S 13
#define AUX_TIMER_T1CFG_TICK_SRC_POL_FALL 0x00002000
#define AUX_TIMER_T1CFG_TICK_SRC_POL_RISE 0x00000000
// Field: [12:8] TICK_SRC
//
// Select Timer 1 tick source from the synchronous event bus.
// ENUMs:
// ADC_IRQ AUX_EVCTL:EVSTAT1.ADC_IRQ
// MCU_EVENT AUX_EVCTL:EVSTAT1.MCU_EV
// ACLK_REF AUX_EVCTL:EVSTAT1.ACLK_REF
// AUXIO15 AUX_EVCTL:EVSTAT1.AUXIO15
// AUXIO14 AUX_EVCTL:EVSTAT1.AUXIO14
// AUXIO13 AUX_EVCTL:EVSTAT1.AUXIO13
// AUXIO12 AUX_EVCTL:EVSTAT1.AUXIO12
// AUXIO11 AUX_EVCTL:EVSTAT1.AUXIO11
// AUXIO10 AUX_EVCTL:EVSTAT1.AUXIO10
// AUXIO9 AUX_EVCTL:EVSTAT1.AUXIO9
// AUXIO8 AUX_EVCTL:EVSTAT1.AUXIO8
// AUXIO7 AUX_EVCTL:EVSTAT1.AUXIO7
// AUXIO6 AUX_EVCTL:EVSTAT1.AUXIO6
// AUXIO5 AUX_EVCTL:EVSTAT1.AUXIO5
// AUXIO4 AUX_EVCTL:EVSTAT1.AUXIO4
// AUXIO3 AUX_EVCTL:EVSTAT1.AUXIO3
// AUXIO2 AUX_EVCTL:EVSTAT0.AUXIO2
// AUXIO1 AUX_EVCTL:EVSTAT0.AUXIO1
// AUXIO0 AUX_EVCTL:EVSTAT0.AUXIO0
// AON_PROG_WU AUX_EVCTL:EVSTAT0.AON_PROG_WU
// AON_SW AUX_EVCTL:EVSTAT0.AON_SW
// OBSMUX1 AUX_EVCTL:EVSTAT0.OBSMUX1
// OBSMUX0 AUX_EVCTL:EVSTAT0.OBSMUX0
// RTC_4KHZ AON_RTC:SUBSEC.VALUE bit 19.
// AON_RTC:CTL.RTC_4KHZ_EN enables this event.
// ADC_DONE AUX_EVCTL:EVSTAT0.ADC_DONE
// SMPH_AUTOTAKE_DONE AUX_EVCTL:EVSTAT0.SMPH_AUTOTAKE_DONE
// TIMER0_EV AUX_EVCTL:EVSTAT0.TIMER0_EV
// TDC_DONE AUX_EVCTL:EVSTAT0.TDC_DONE
// AUX_COMPB AUX_EVCTL:EVSTAT0.AUX_COMPB
// AUX_COMPA AUX_EVCTL:EVSTAT0.AUX_COMPA
// RTC_CH2_EV AUX_EVCTL:EVSTAT0.AON_RTC_CH2
#define AUX_TIMER_T1CFG_TICK_SRC_W 5
#define AUX_TIMER_T1CFG_TICK_SRC_M 0x00001F00
#define AUX_TIMER_T1CFG_TICK_SRC_S 8
#define AUX_TIMER_T1CFG_TICK_SRC_ADC_IRQ 0x00001F00
#define AUX_TIMER_T1CFG_TICK_SRC_MCU_EVENT 0x00001E00
#define AUX_TIMER_T1CFG_TICK_SRC_ACLK_REF 0x00001D00
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO15 0x00001C00
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO14 0x00001B00
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO13 0x00001A00
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO12 0x00001900
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO11 0x00001800
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO10 0x00001700
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO9 0x00001600
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO8 0x00001500
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO7 0x00001400
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO6 0x00001300
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO5 0x00001200
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO4 0x00001100
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO3 0x00001000
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO2 0x00000F00
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO1 0x00000E00
#define AUX_TIMER_T1CFG_TICK_SRC_AUXIO0 0x00000D00
#define AUX_TIMER_T1CFG_TICK_SRC_AON_PROG_WU 0x00000C00
#define AUX_TIMER_T1CFG_TICK_SRC_AON_SW 0x00000B00
#define AUX_TIMER_T1CFG_TICK_SRC_OBSMUX1 0x00000A00
#define AUX_TIMER_T1CFG_TICK_SRC_OBSMUX0 0x00000900
#define AUX_TIMER_T1CFG_TICK_SRC_RTC_4KHZ 0x00000800
#define AUX_TIMER_T1CFG_TICK_SRC_ADC_DONE 0x00000700
#define AUX_TIMER_T1CFG_TICK_SRC_SMPH_AUTOTAKE_DONE 0x00000600
#define AUX_TIMER_T1CFG_TICK_SRC_TIMER0_EV 0x00000400
#define AUX_TIMER_T1CFG_TICK_SRC_TDC_DONE 0x00000300
#define AUX_TIMER_T1CFG_TICK_SRC_AUX_COMPB 0x00000200
#define AUX_TIMER_T1CFG_TICK_SRC_AUX_COMPA 0x00000100
#define AUX_TIMER_T1CFG_TICK_SRC_RTC_CH2_EV 0x00000000
// Field: [7:4] PRE
//
// Prescaler division ratio is 2^PRE:
//
// 0x0: Divide by 1.
// 0x1: Divide by 2.
// 0x2: Divide by 4.
// ...
// 0xF: Divide by 32,768.
#define AUX_TIMER_T1CFG_PRE_W 4
#define AUX_TIMER_T1CFG_PRE_M 0x000000F0
#define AUX_TIMER_T1CFG_PRE_S 4
// Field: [1] MODE
//
// Timer 1 mode.
//
// Configure source for Timer 1 prescaler.
// ENUMs:
// TICK Use event set by TICK_SRC as source for prescaler.
// CLK Use AUX clock as source for prescaler.
#define AUX_TIMER_T1CFG_MODE 0x00000002
#define AUX_TIMER_T1CFG_MODE_BITN 1
#define AUX_TIMER_T1CFG_MODE_M 0x00000002
#define AUX_TIMER_T1CFG_MODE_S 1
#define AUX_TIMER_T1CFG_MODE_TICK 0x00000002
#define AUX_TIMER_T1CFG_MODE_CLK 0x00000000
// Field: [0] RELOAD
//
// Timer 1 reload mode.
// ENUMs:
// CONT Continuous mode.
//
// Timer 1 restarts when the
// counter value becomes equal to or greater than
// ( T1TARGET.VALUE - 1).
// MAN Manual mode.
//
// Timer 1 stops and
// T1CTL.EN becomes 0 when the counter value
// becomes equal to or greater than
// T1TARGET.VALUE.
#define AUX_TIMER_T1CFG_RELOAD 0x00000001
#define AUX_TIMER_T1CFG_RELOAD_BITN 0
#define AUX_TIMER_T1CFG_RELOAD_M 0x00000001
#define AUX_TIMER_T1CFG_RELOAD_S 0
#define AUX_TIMER_T1CFG_RELOAD_CONT 0x00000001
#define AUX_TIMER_T1CFG_RELOAD_MAN 0x00000000
//*****************************************************************************
//
// Register: AUX_TIMER_O_T0CTL
//
//*****************************************************************************
// Field: [0] EN
//
// Timer 0 enable.
//
// 0: Disable Timer 0.
// 1: Enable Timer 0.
//
// The counter restarts from 0 when you enable Timer 0.
#define AUX_TIMER_T0CTL_EN 0x00000001
#define AUX_TIMER_T0CTL_EN_BITN 0
#define AUX_TIMER_T0CTL_EN_M 0x00000001
#define AUX_TIMER_T0CTL_EN_S 0
//*****************************************************************************
//
// Register: AUX_TIMER_O_T0TARGET
//
//*****************************************************************************
// Field: [15:0] VALUE
//
// Timer 0 target value.
//
// Manual Reload Mode:
// - Timer 0 increments until the counter value becomes equal to or greater
// than VALUE.
// - AUX_TIMER0_EV pulses high for 1 AUX clock period when the counter value is
// equal to or greater than VALUE.
//
// Note: When VALUE is 0, Timer 0 counts to 1. AUX_TIMER0_EV pulses high for 1
// AUX clock period.
//
// Continuous Reload Mode:
// - Timer 0 increments until the counter value becomes equal to or greater
// than ( VALUE - 1), then restarts from 0.
// - AUX_TIMER0_EV pulses high for 1 AUX clock period when the counter value is
// 0, except for when you enable the timer.
//
// Note: When VALUE is less than 2, Timer 0 counter value remains 0.
// AUX_TIMER0_EV goes high and remains high 1 AUX clock period after you enable
// the timer.
//
//
// It is allowed to update the VALUE while the timer runs.
#define AUX_TIMER_T0TARGET_VALUE_W 16
#define AUX_TIMER_T0TARGET_VALUE_M 0x0000FFFF
#define AUX_TIMER_T0TARGET_VALUE_S 0
//*****************************************************************************
//
// Register: AUX_TIMER_O_T1TARGET
//
//*****************************************************************************
// Field: [7:0] VALUE
//
// Timer 1 target value.
//
// Manual Reload Mode:
// - Timer 1 increments until the counter value becomes equal to or greater
// than VALUE.
// - AUX_TIMER1_EV pulses high for 1 AUX clock period when the counter value is
// equal to or greater than VALUE.
//
// Note: When VALUE is 0, Timer 1 counts to 1. AUX_TIMER1_EV pulses high for 1
// AUX clock period.
//
// Continuous Reload Mode:
// - Timer 1 increments until the counter value becomes equal to or greater
// than ( VALUE - 1), then restarts from 0.
// - AUX_TIMER1_EV pulses high for 1 AUX clock period when the counter value is
// 0, except for when you enable the timer.
//
// Note: When VALUE is less than 2, Timer 1 counter value remains 0.
// AUX_TIMER1_EV goes high and remains high 1 AUX clock period after you enable
// the timer.
//
//
// It is allowed to update the VALUE while the timer runs.
#define AUX_TIMER_T1TARGET_VALUE_W 8
#define AUX_TIMER_T1TARGET_VALUE_M 0x000000FF
#define AUX_TIMER_T1TARGET_VALUE_S 0
//*****************************************************************************
//
// Register: AUX_TIMER_O_T1CTL
//
//*****************************************************************************
// Field: [0] EN
//
// Timer 1 enable.
//
// 0: Disable Timer 1.
// 1: Enable Timer 1.
//
// The counter restarts from 0 when you enable Timer 1.
#define AUX_TIMER_T1CTL_EN 0x00000001
#define AUX_TIMER_T1CTL_EN_BITN 0
#define AUX_TIMER_T1CTL_EN_M 0x00000001
#define AUX_TIMER_T1CTL_EN_S 0
#endif // __AUX_TIMER__