-
Notifications
You must be signed in to change notification settings - Fork 2
/
Copy pathhw_aux_evctl.h
1852 lines (1706 loc) · 87.5 KB
/
hw_aux_evctl.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
/******************************************************************************
* Filename: hw_aux_evctl_h
* Revised: 2017-05-16 19:35:21 +0200 (Tue, 16 May 2017)
* Revision: 49005
*
* Copyright (c) 2015 - 2017, Texas Instruments Incorporated
* All rights reserved.
*
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions are met:
*
* 1) Redistributions of source code must retain the above copyright notice,
* this list of conditions and the following disclaimer.
*
* 2) Redistributions in binary form must reproduce the above copyright notice,
* this list of conditions and the following disclaimer in the documentation
* and/or other materials provided with the distribution.
*
* 3) Neither the name of the ORGANIZATION nor the names of its contributors may
* be used to endorse or promote products derived from this software without
* specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
******************************************************************************/
#ifndef __HW_AUX_EVCTL_H__
#define __HW_AUX_EVCTL_H__
//*****************************************************************************
//
// This section defines the register offsets of
// AUX_EVCTL component
//
//*****************************************************************************
// Vector Configuration 0
#define AUX_EVCTL_O_VECCFG0 0x00000000
// Vector Configuration 1
#define AUX_EVCTL_O_VECCFG1 0x00000004
// Sensor Controller Engine Wait Event Selection
#define AUX_EVCTL_O_SCEWEVSEL 0x00000008
// Events To AON Flags
#define AUX_EVCTL_O_EVTOAONFLAGS 0x0000000C
// Events To AON Polarity
#define AUX_EVCTL_O_EVTOAONPOL 0x00000010
// Direct Memory Access Control
#define AUX_EVCTL_O_DMACTL 0x00000014
// Software Event Set
#define AUX_EVCTL_O_SWEVSET 0x00000018
// Event Status 0
#define AUX_EVCTL_O_EVSTAT0 0x0000001C
// Event Status 1
#define AUX_EVCTL_O_EVSTAT1 0x00000020
// Event To MCU Polarity
#define AUX_EVCTL_O_EVTOMCUPOL 0x00000024
// Events to MCU Flags
#define AUX_EVCTL_O_EVTOMCUFLAGS 0x00000028
// Combined Event To MCU Mask
#define AUX_EVCTL_O_COMBEVTOMCUMASK 0x0000002C
// Vector Flags
#define AUX_EVCTL_O_VECFLAGS 0x00000034
// Events To MCU Flags Clear
#define AUX_EVCTL_O_EVTOMCUFLAGSCLR 0x00000038
// Events To AON Clear
#define AUX_EVCTL_O_EVTOAONFLAGSCLR 0x0000003C
// Vector Flags Clear
#define AUX_EVCTL_O_VECFLAGSCLR 0x00000040
//*****************************************************************************
//
// Register: AUX_EVCTL_O_VECCFG0
//
//*****************************************************************************
// Field: [14] VEC1_POL
//
// Vector 1 trigger event polarity.
//
// To manually trigger vector 1 execution:
// - AUX_SCE must sleep.
// - Set VEC1_EV to a known static value.
// - Toggle VEC1_POL twice.
// ENUMs:
// FALL Falling edge triggers vector 1 execution.
// RISE Rising edge triggers vector 1 execution.
#define AUX_EVCTL_VECCFG0_VEC1_POL 0x00004000
#define AUX_EVCTL_VECCFG0_VEC1_POL_BITN 14
#define AUX_EVCTL_VECCFG0_VEC1_POL_M 0x00004000
#define AUX_EVCTL_VECCFG0_VEC1_POL_S 14
#define AUX_EVCTL_VECCFG0_VEC1_POL_FALL 0x00004000
#define AUX_EVCTL_VECCFG0_VEC1_POL_RISE 0x00000000
// Field: [13] VEC1_EN
//
// Vector 1 trigger enable.
//
// When enabled, VEC1_EV event with VEC1_POL polarity triggers a jump to vector
// # 1 when AUX_SCE sleeps.
//
// Lower vectors (0) have priority.
// ENUMs:
// EN Enable vector 1 trigger.
// DIS Disable vector 1 trigger.
#define AUX_EVCTL_VECCFG0_VEC1_EN 0x00002000
#define AUX_EVCTL_VECCFG0_VEC1_EN_BITN 13
#define AUX_EVCTL_VECCFG0_VEC1_EN_M 0x00002000
#define AUX_EVCTL_VECCFG0_VEC1_EN_S 13
#define AUX_EVCTL_VECCFG0_VEC1_EN_EN 0x00002000
#define AUX_EVCTL_VECCFG0_VEC1_EN_DIS 0x00000000
// Field: [12:8] VEC1_EV
//
// Select vector 1 trigger source event.
// ENUMs:
// ADC_IRQ EVSTAT1.ADC_IRQ
// MCU_EV EVSTAT1.MCU_EV
// ACLK_REF EVSTAT1.ACLK_REF
// AUXIO15 EVSTAT1.AUXIO15
// AUXIO14 EVSTAT1.AUXIO14
// AUXIO13 EVSTAT1.AUXIO13
// AUXIO12 EVSTAT1.AUXIO12
// AUXIO11 EVSTAT1.AUXIO11
// AUXIO10 EVSTAT1.AUXIO10
// AUXIO9 EVSTAT1.AUXIO9
// AUXIO8 EVSTAT1.AUXIO8
// AUXIO7 EVSTAT1.AUXIO7
// AUXIO6 EVSTAT1.AUXIO6
// AUXIO5 EVSTAT1.AUXIO5
// AUXIO4 EVSTAT1.AUXIO4
// AUXIO3 EVSTAT1.AUXIO3
// AUXIO2 EVSTAT0.AUXIO2
// AUXIO1 EVSTAT0.AUXIO1
// AUXIO0 EVSTAT0.AUXIO0
// AON_PROG_WU EVSTAT0.AON_PROG_WU
// AON_SW EVSTAT0.AON_SW
// OBSMUX1 EVSTAT0.OBSMUX1
// OBSMUX0 EVSTAT0.OBSMUX0
// ADC_FIFO_ALMOST_FULL EVSTAT0.ADC_FIFO_ALMOST_FULL
// ADC_DONE EVSTAT0.ADC_DONE
// SMPH_AUTOTAKE_DONE EVSTAT0.SMPH_AUTOTAKE_DONE
// TIMER1_EV EVSTAT0.TIMER1_EV
// TIMER0_EV EVSTAT0.TIMER0_EV
// TDC_DONE EVSTAT0.TDC_DONE
// AUX_COMPB EVSTAT0.AUX_COMPB
// AUX_COMPA EVSTAT0.AUX_COMPA
// AON_RTC_CH2 EVSTAT0.AON_RTC_CH2
#define AUX_EVCTL_VECCFG0_VEC1_EV_W 5
#define AUX_EVCTL_VECCFG0_VEC1_EV_M 0x00001F00
#define AUX_EVCTL_VECCFG0_VEC1_EV_S 8
#define AUX_EVCTL_VECCFG0_VEC1_EV_ADC_IRQ 0x00001F00
#define AUX_EVCTL_VECCFG0_VEC1_EV_MCU_EV 0x00001E00
#define AUX_EVCTL_VECCFG0_VEC1_EV_ACLK_REF 0x00001D00
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO15 0x00001C00
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO14 0x00001B00
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO13 0x00001A00
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO12 0x00001900
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO11 0x00001800
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO10 0x00001700
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO9 0x00001600
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO8 0x00001500
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO7 0x00001400
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO6 0x00001300
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO5 0x00001200
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO4 0x00001100
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO3 0x00001000
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO2 0x00000F00
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO1 0x00000E00
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUXIO0 0x00000D00
#define AUX_EVCTL_VECCFG0_VEC1_EV_AON_PROG_WU 0x00000C00
#define AUX_EVCTL_VECCFG0_VEC1_EV_AON_SW 0x00000B00
#define AUX_EVCTL_VECCFG0_VEC1_EV_OBSMUX1 0x00000A00
#define AUX_EVCTL_VECCFG0_VEC1_EV_OBSMUX0 0x00000900
#define AUX_EVCTL_VECCFG0_VEC1_EV_ADC_FIFO_ALMOST_FULL 0x00000800
#define AUX_EVCTL_VECCFG0_VEC1_EV_ADC_DONE 0x00000700
#define AUX_EVCTL_VECCFG0_VEC1_EV_SMPH_AUTOTAKE_DONE 0x00000600
#define AUX_EVCTL_VECCFG0_VEC1_EV_TIMER1_EV 0x00000500
#define AUX_EVCTL_VECCFG0_VEC1_EV_TIMER0_EV 0x00000400
#define AUX_EVCTL_VECCFG0_VEC1_EV_TDC_DONE 0x00000300
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUX_COMPB 0x00000200
#define AUX_EVCTL_VECCFG0_VEC1_EV_AUX_COMPA 0x00000100
#define AUX_EVCTL_VECCFG0_VEC1_EV_AON_RTC_CH2 0x00000000
// Field: [6] VEC0_POL
//
// Vector 0 trigger event polarity.
//
// To manually trigger vector 0 execution:
// - AUX_SCE must sleep.
// - Set VEC0_EV to a known static value.
// - Toggle VEC0_POL twice.
// ENUMs:
// FALL Falling edge triggers vector 0 execution.
// RISE Rising edge triggers vector 0 execution.
#define AUX_EVCTL_VECCFG0_VEC0_POL 0x00000040
#define AUX_EVCTL_VECCFG0_VEC0_POL_BITN 6
#define AUX_EVCTL_VECCFG0_VEC0_POL_M 0x00000040
#define AUX_EVCTL_VECCFG0_VEC0_POL_S 6
#define AUX_EVCTL_VECCFG0_VEC0_POL_FALL 0x00000040
#define AUX_EVCTL_VECCFG0_VEC0_POL_RISE 0x00000000
// Field: [5] VEC0_EN
//
// Vector 0 trigger enable.
//
// When enabled, VEC0_EV event with VEC0_POL polarity triggers a jump to vector
// # 0 when AUX_SCE sleeps.
// ENUMs:
// EN Enable vector 0 trigger.
// DIS Disable vector 0 trigger.
#define AUX_EVCTL_VECCFG0_VEC0_EN 0x00000020
#define AUX_EVCTL_VECCFG0_VEC0_EN_BITN 5
#define AUX_EVCTL_VECCFG0_VEC0_EN_M 0x00000020
#define AUX_EVCTL_VECCFG0_VEC0_EN_S 5
#define AUX_EVCTL_VECCFG0_VEC0_EN_EN 0x00000020
#define AUX_EVCTL_VECCFG0_VEC0_EN_DIS 0x00000000
// Field: [4:0] VEC0_EV
//
// Select vector 0 trigger source event.
// ENUMs:
// ADC_IRQ EVSTAT1.ADC_IRQ
// MCU_EV EVSTAT1.MCU_EV
// ACLK_REF EVSTAT1.ACLK_REF
// AUXIO15 EVSTAT1.AUXIO15
// AUXIO14 EVSTAT1.AUXIO14
// AUXIO13 EVSTAT1.AUXIO13
// AUXIO12 EVSTAT1.AUXIO12
// AUXIO11 EVSTAT1.AUXIO11
// AUXIO10 EVSTAT1.AUXIO10
// AUXIO9 EVSTAT1.AUXIO9
// AUXIO8 EVSTAT1.AUXIO8
// AUXIO7 EVSTAT1.AUXIO7
// AUXIO6 EVSTAT1.AUXIO6
// AUXIO5 EVSTAT1.AUXIO5
// AUXIO4 EVSTAT1.AUXIO4
// AUXIO3 EVSTAT1.AUXIO3
// AUXIO2 EVSTAT0.AUXIO2
// AUXIO1 EVSTAT0.AUXIO1
// AUXIO0 EVSTAT0.AUXIO0
// AON_PROG_WU EVSTAT0.AON_PROG_WU
// AON_SW EVSTAT0.AON_SW
// OBSMUX1 EVSTAT0.OBSMUX1
// OBSMUX0 EVSTAT0.OBSMUX0
// ADC_FIFO_ALMOST_FULL EVSTAT0.ADC_FIFO_ALMOST_FULL
// ADC_DONE EVSTAT0.ADC_DONE
// SMPH_AUTOTAKE_DONE EVSTAT0.SMPH_AUTOTAKE_DONE
// TIMER1_EV EVSTAT0.TIMER1_EV
// TIMER0_EV EVSTAT0.TIMER0_EV
// TDC_DONE EVSTAT0.TDC_DONE
// AUX_COMPB EVSTAT0.AUX_COMPB
// AUX_COMPA EVSTAT0.AUX_COMPA
// AON_RTC_CH2 EVSTAT0.AON_RTC_CH2
#define AUX_EVCTL_VECCFG0_VEC0_EV_W 5
#define AUX_EVCTL_VECCFG0_VEC0_EV_M 0x0000001F
#define AUX_EVCTL_VECCFG0_VEC0_EV_S 0
#define AUX_EVCTL_VECCFG0_VEC0_EV_ADC_IRQ 0x0000001F
#define AUX_EVCTL_VECCFG0_VEC0_EV_MCU_EV 0x0000001E
#define AUX_EVCTL_VECCFG0_VEC0_EV_ACLK_REF 0x0000001D
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO15 0x0000001C
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO14 0x0000001B
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO13 0x0000001A
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO12 0x00000019
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO11 0x00000018
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO10 0x00000017
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO9 0x00000016
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO8 0x00000015
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO7 0x00000014
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO6 0x00000013
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO5 0x00000012
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO4 0x00000011
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO3 0x00000010
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO2 0x0000000F
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO1 0x0000000E
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUXIO0 0x0000000D
#define AUX_EVCTL_VECCFG0_VEC0_EV_AON_PROG_WU 0x0000000C
#define AUX_EVCTL_VECCFG0_VEC0_EV_AON_SW 0x0000000B
#define AUX_EVCTL_VECCFG0_VEC0_EV_OBSMUX1 0x0000000A
#define AUX_EVCTL_VECCFG0_VEC0_EV_OBSMUX0 0x00000009
#define AUX_EVCTL_VECCFG0_VEC0_EV_ADC_FIFO_ALMOST_FULL 0x00000008
#define AUX_EVCTL_VECCFG0_VEC0_EV_ADC_DONE 0x00000007
#define AUX_EVCTL_VECCFG0_VEC0_EV_SMPH_AUTOTAKE_DONE 0x00000006
#define AUX_EVCTL_VECCFG0_VEC0_EV_TIMER1_EV 0x00000005
#define AUX_EVCTL_VECCFG0_VEC0_EV_TIMER0_EV 0x00000004
#define AUX_EVCTL_VECCFG0_VEC0_EV_TDC_DONE 0x00000003
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUX_COMPB 0x00000002
#define AUX_EVCTL_VECCFG0_VEC0_EV_AUX_COMPA 0x00000001
#define AUX_EVCTL_VECCFG0_VEC0_EV_AON_RTC_CH2 0x00000000
//*****************************************************************************
//
// Register: AUX_EVCTL_O_VECCFG1
//
//*****************************************************************************
// Field: [14] VEC3_POL
//
// Vector 3 trigger event polarity.
//
// To manually trigger vector 3 execution:
// - AUX_SCE must sleep.
// - Set VEC3_EV to a known static value.
// - Toggle VEC3_POL twice.
// ENUMs:
// FALL Falling edge triggers vector 3 execution.
// RISE Rising edge triggers vector 3 execution.
#define AUX_EVCTL_VECCFG1_VEC3_POL 0x00004000
#define AUX_EVCTL_VECCFG1_VEC3_POL_BITN 14
#define AUX_EVCTL_VECCFG1_VEC3_POL_M 0x00004000
#define AUX_EVCTL_VECCFG1_VEC3_POL_S 14
#define AUX_EVCTL_VECCFG1_VEC3_POL_FALL 0x00004000
#define AUX_EVCTL_VECCFG1_VEC3_POL_RISE 0x00000000
// Field: [13] VEC3_EN
//
// Vector 3 trigger enable.
//
// When enabled, VEC3_EV event with VEC3_POL polarity triggers a jump to vector
// # 3 when AUX_SCE sleeps.
//
// Lower vectors (0, 1, and 2) have priority.
// ENUMs:
// EN Enable vector 3 trigger.
// DIS Disable vector 3 trigger.
#define AUX_EVCTL_VECCFG1_VEC3_EN 0x00002000
#define AUX_EVCTL_VECCFG1_VEC3_EN_BITN 13
#define AUX_EVCTL_VECCFG1_VEC3_EN_M 0x00002000
#define AUX_EVCTL_VECCFG1_VEC3_EN_S 13
#define AUX_EVCTL_VECCFG1_VEC3_EN_EN 0x00002000
#define AUX_EVCTL_VECCFG1_VEC3_EN_DIS 0x00000000
// Field: [12:8] VEC3_EV
//
// Select vector 3 trigger source event.
// ENUMs:
// ADC_IRQ EVSTAT1.ADC_IRQ
// MCU_EV EVSTAT1.MCU_EV
// ACLK_REF EVSTAT1.ACLK_REF
// AUXIO15 EVSTAT1.AUXIO15
// AUXIO14 EVSTAT1.AUXIO14
// AUXIO13 EVSTAT1.AUXIO13
// AUXIO12 EVSTAT1.AUXIO12
// AUXIO11 EVSTAT1.AUXIO11
// AUXIO10 EVSTAT1.AUXIO10
// AUXIO9 EVSTAT1.AUXIO9
// AUXIO8 EVSTAT1.AUXIO8
// AUXIO7 EVSTAT1.AUXIO7
// AUXIO6 EVSTAT1.AUXIO6
// AUXIO5 EVSTAT1.AUXIO5
// AUXIO4 EVSTAT1.AUXIO4
// AUXIO3 EVSTAT1.AUXIO3
// AUXIO2 EVSTAT0.AUXIO2
// AUXIO1 EVSTAT0.AUXIO1
// AUXIO0 EVSTAT0.AUXIO0
// AON_PROG_WU EVSTAT0.AON_PROG_WU
// AON_SW EVSTAT0.AON_SW
// OBSMUX1 EVSTAT0.OBSMUX1
// OBSMUX0 EVSTAT0.OBSMUX0
// ADC_FIFO_ALMOST_FULL EVSTAT0.ADC_FIFO_ALMOST_FULL
// ADC_DONE EVSTAT0.ADC_DONE
// SMPH_AUTOTAKE_DONE EVSTAT0.SMPH_AUTOTAKE_DONE
// TIMER1_EV EVSTAT0.TIMER1_EV
// TIMER0_EV EVSTAT0.TIMER0_EV
// TDC_DONE EVSTAT0.TDC_DONE
// AUX_COMPB EVSTAT0.AUX_COMPB
// AUX_COMPA EVSTAT0.AUX_COMPA
// AON_RTC_CH2 EVSTAT0.AON_RTC_CH2
#define AUX_EVCTL_VECCFG1_VEC3_EV_W 5
#define AUX_EVCTL_VECCFG1_VEC3_EV_M 0x00001F00
#define AUX_EVCTL_VECCFG1_VEC3_EV_S 8
#define AUX_EVCTL_VECCFG1_VEC3_EV_ADC_IRQ 0x00001F00
#define AUX_EVCTL_VECCFG1_VEC3_EV_MCU_EV 0x00001E00
#define AUX_EVCTL_VECCFG1_VEC3_EV_ACLK_REF 0x00001D00
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO15 0x00001C00
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO14 0x00001B00
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO13 0x00001A00
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO12 0x00001900
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO11 0x00001800
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO10 0x00001700
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO9 0x00001600
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO8 0x00001500
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO7 0x00001400
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO6 0x00001300
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO5 0x00001200
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO4 0x00001100
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO3 0x00001000
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO2 0x00000F00
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO1 0x00000E00
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUXIO0 0x00000D00
#define AUX_EVCTL_VECCFG1_VEC3_EV_AON_PROG_WU 0x00000C00
#define AUX_EVCTL_VECCFG1_VEC3_EV_AON_SW 0x00000B00
#define AUX_EVCTL_VECCFG1_VEC3_EV_OBSMUX1 0x00000A00
#define AUX_EVCTL_VECCFG1_VEC3_EV_OBSMUX0 0x00000900
#define AUX_EVCTL_VECCFG1_VEC3_EV_ADC_FIFO_ALMOST_FULL 0x00000800
#define AUX_EVCTL_VECCFG1_VEC3_EV_ADC_DONE 0x00000700
#define AUX_EVCTL_VECCFG1_VEC3_EV_SMPH_AUTOTAKE_DONE 0x00000600
#define AUX_EVCTL_VECCFG1_VEC3_EV_TIMER1_EV 0x00000500
#define AUX_EVCTL_VECCFG1_VEC3_EV_TIMER0_EV 0x00000400
#define AUX_EVCTL_VECCFG1_VEC3_EV_TDC_DONE 0x00000300
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUX_COMPB 0x00000200
#define AUX_EVCTL_VECCFG1_VEC3_EV_AUX_COMPA 0x00000100
#define AUX_EVCTL_VECCFG1_VEC3_EV_AON_RTC_CH2 0x00000000
// Field: [6] VEC2_POL
//
// Vector 2 trigger event polarity.
//
// To manually trigger vector 2 execution:
// - AUX_SCE must sleep.
// - Set VEC2_EV to a known static value.
// - Toggle VEC2_POL twice.
// ENUMs:
// FALL Falling edge triggers vector 2 execution.
// RISE Rising edge triggers vector 2 execution.
#define AUX_EVCTL_VECCFG1_VEC2_POL 0x00000040
#define AUX_EVCTL_VECCFG1_VEC2_POL_BITN 6
#define AUX_EVCTL_VECCFG1_VEC2_POL_M 0x00000040
#define AUX_EVCTL_VECCFG1_VEC2_POL_S 6
#define AUX_EVCTL_VECCFG1_VEC2_POL_FALL 0x00000040
#define AUX_EVCTL_VECCFG1_VEC2_POL_RISE 0x00000000
// Field: [5] VEC2_EN
//
// Vector 2 trigger enable.
//
// When enabled, VEC2_EV event with VEC2_POL polarity triggers a jump to vector
// # 2 when AUX_SCE sleeps.
//
// Lower vectors (0 and 1) have priority.
// ENUMs:
// EN Enable vector 2 trigger.
// DIS Disable vector 2 trigger.
#define AUX_EVCTL_VECCFG1_VEC2_EN 0x00000020
#define AUX_EVCTL_VECCFG1_VEC2_EN_BITN 5
#define AUX_EVCTL_VECCFG1_VEC2_EN_M 0x00000020
#define AUX_EVCTL_VECCFG1_VEC2_EN_S 5
#define AUX_EVCTL_VECCFG1_VEC2_EN_EN 0x00000020
#define AUX_EVCTL_VECCFG1_VEC2_EN_DIS 0x00000000
// Field: [4:0] VEC2_EV
//
// Select vector 2 trigger source event.
// ENUMs:
// ADC_IRQ EVSTAT1.ADC_IRQ
// MCU_EV EVSTAT1.MCU_EV
// ACLK_REF EVSTAT1.ACLK_REF
// AUXIO15 EVSTAT1.AUXIO15
// AUXIO14 EVSTAT1.AUXIO14
// AUXIO13 EVSTAT1.AUXIO13
// AUXIO12 EVSTAT1.AUXIO12
// AUXIO11 EVSTAT1.AUXIO11
// AUXIO10 EVSTAT1.AUXIO10
// AUXIO9 EVSTAT1.AUXIO9
// AUXIO8 EVSTAT1.AUXIO8
// AUXIO7 EVSTAT1.AUXIO7
// AUXIO6 EVSTAT1.AUXIO6
// AUXIO5 EVSTAT1.AUXIO5
// AUXIO4 EVSTAT1.AUXIO4
// AUXIO3 EVSTAT1.AUXIO3
// AUXIO2 EVSTAT0.AUXIO2
// AUXIO1 EVSTAT0.AUXIO1
// AUXIO0 EVSTAT0.AUXIO0
// AON_PROG_WU EVSTAT0.AON_PROG_WU
// AON_SW EVSTAT0.AON_SW
// OBSMUX1 EVSTAT0.OBSMUX1
// OBSMUX0 EVSTAT0.OBSMUX0
// ADC_FIFO_ALMOST_FULL EVSTAT0.ADC_FIFO_ALMOST_FULL
// ADC_DONE EVSTAT0.ADC_DONE
// SMPH_AUTOTAKE_DONE EVSTAT0.SMPH_AUTOTAKE_DONE
// TIMER1_EV EVSTAT0.TIMER1_EV
// TIMER0_EV EVSTAT0.TIMER0_EV
// TDC_DONE EVSTAT0.TDC_DONE
// AUX_COMPB EVSTAT0.AUX_COMPB
// AUX_COMPA EVSTAT0.AUX_COMPA
// AON_RTC_CH2 EVSTAT0.AON_RTC_CH2
#define AUX_EVCTL_VECCFG1_VEC2_EV_W 5
#define AUX_EVCTL_VECCFG1_VEC2_EV_M 0x0000001F
#define AUX_EVCTL_VECCFG1_VEC2_EV_S 0
#define AUX_EVCTL_VECCFG1_VEC2_EV_ADC_IRQ 0x0000001F
#define AUX_EVCTL_VECCFG1_VEC2_EV_MCU_EV 0x0000001E
#define AUX_EVCTL_VECCFG1_VEC2_EV_ACLK_REF 0x0000001D
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO15 0x0000001C
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO14 0x0000001B
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO13 0x0000001A
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO12 0x00000019
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO11 0x00000018
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO10 0x00000017
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO9 0x00000016
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO8 0x00000015
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO7 0x00000014
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO6 0x00000013
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO5 0x00000012
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO4 0x00000011
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO3 0x00000010
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO2 0x0000000F
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO1 0x0000000E
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUXIO0 0x0000000D
#define AUX_EVCTL_VECCFG1_VEC2_EV_AON_PROG_WU 0x0000000C
#define AUX_EVCTL_VECCFG1_VEC2_EV_AON_SW 0x0000000B
#define AUX_EVCTL_VECCFG1_VEC2_EV_OBSMUX1 0x0000000A
#define AUX_EVCTL_VECCFG1_VEC2_EV_OBSMUX0 0x00000009
#define AUX_EVCTL_VECCFG1_VEC2_EV_ADC_FIFO_ALMOST_FULL 0x00000008
#define AUX_EVCTL_VECCFG1_VEC2_EV_ADC_DONE 0x00000007
#define AUX_EVCTL_VECCFG1_VEC2_EV_SMPH_AUTOTAKE_DONE 0x00000006
#define AUX_EVCTL_VECCFG1_VEC2_EV_TIMER1_EV 0x00000005
#define AUX_EVCTL_VECCFG1_VEC2_EV_TIMER0_EV 0x00000004
#define AUX_EVCTL_VECCFG1_VEC2_EV_TDC_DONE 0x00000003
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUX_COMPB 0x00000002
#define AUX_EVCTL_VECCFG1_VEC2_EV_AUX_COMPA 0x00000001
#define AUX_EVCTL_VECCFG1_VEC2_EV_AON_RTC_CH2 0x00000000
//*****************************************************************************
//
// Register: AUX_EVCTL_O_SCEWEVSEL
//
//*****************************************************************************
// Field: [4:0] WEV7_EV
//
// Select event source to connect to AUX_SCE:WUSTAT.EV_SIGNALS bit 7.
// ENUMs:
// ADC_IRQ EVSTAT1.ADC_IRQ
// MCU_EV EVSTAT1.MCU_EV
// ACLK_REF EVSTAT1.ACLK_REF
// AUXIO15 EVSTAT1.AUXIO15
// AUXIO14 EVSTAT1.AUXIO14
// AUXIO13 EVSTAT1.AUXIO13
// AUXIO12 EVSTAT1.AUXIO12
// AUXIO11 EVSTAT1.AUXIO11
// AUXIO10 EVSTAT1.AUXIO10
// AUXIO9 EVSTAT1.AUXIO9
// AUXIO8 EVSTAT1.AUXIO8
// AUXIO7 EVSTAT1.AUXIO7
// AUXIO6 EVSTAT1.AUXIO6
// AUXIO5 EVSTAT1.AUXIO5
// AUXIO4 EVSTAT1.AUXIO4
// AUXIO3 EVSTAT1.AUXIO3
// AUXIO2 EVSTAT0.AUXIO2
// AUXIO1 EVSTAT0.AUXIO1
// AUXIO0 EVSTAT0.AUXIO0
// AON_PROG_WU EVSTAT0.AON_PROG_WU
// AON_SW EVSTAT0.AON_SW
// OBSMUX1 EVSTAT0.OBSMUX1
// OBSMUX0 EVSTAT0.OBSMUX0
// ADC_FIFO_ALMOST_FULL EVSTAT0.ADC_FIFO_ALMOST_FULL
// ADC_DONE EVSTAT0.ADC_DONE
// SMPH_AUTOTAKE_DONE EVSTAT0.SMPH_AUTOTAKE_DONE
// TIMER1_EV EVSTAT0.TIMER1_EV
// TIMER0_EV EVSTAT0.TIMER0_EV
// TDC_DONE EVSTAT0.TDC_DONE
// AUX_COMPB EVSTAT0.AUX_COMPB
// AUX_COMPA EVSTAT0.AUX_COMPA
// AON_RTC_CH2 EVSTAT0.AON_RTC_CH2
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_W 5
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_M 0x0000001F
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_S 0
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_ADC_IRQ 0x0000001F
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_MCU_EV 0x0000001E
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_ACLK_REF 0x0000001D
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO15 0x0000001C
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO14 0x0000001B
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO13 0x0000001A
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO12 0x00000019
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO11 0x00000018
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO10 0x00000017
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO9 0x00000016
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO8 0x00000015
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO7 0x00000014
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO6 0x00000013
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO5 0x00000012
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO4 0x00000011
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO3 0x00000010
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO2 0x0000000F
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO1 0x0000000E
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUXIO0 0x0000000D
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AON_PROG_WU 0x0000000C
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AON_SW 0x0000000B
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_OBSMUX1 0x0000000A
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_OBSMUX0 0x00000009
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_ADC_FIFO_ALMOST_FULL 0x00000008
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_ADC_DONE 0x00000007
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_SMPH_AUTOTAKE_DONE 0x00000006
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_TIMER1_EV 0x00000005
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_TIMER0_EV 0x00000004
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_TDC_DONE 0x00000003
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUX_COMPB 0x00000002
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AUX_COMPA 0x00000001
#define AUX_EVCTL_SCEWEVSEL_WEV7_EV_AON_RTC_CH2 0x00000000
//*****************************************************************************
//
// Register: AUX_EVCTL_O_EVTOAONFLAGS
//
//*****************************************************************************
// Field: [8] TIMER1_EV
//
// This event flag is set when level selected by EVTOAONPOL.TIMER1_EV occurs on
// EVSTAT0.TIMER1_EV.
#define AUX_EVCTL_EVTOAONFLAGS_TIMER1_EV 0x00000100
#define AUX_EVCTL_EVTOAONFLAGS_TIMER1_EV_BITN 8
#define AUX_EVCTL_EVTOAONFLAGS_TIMER1_EV_M 0x00000100
#define AUX_EVCTL_EVTOAONFLAGS_TIMER1_EV_S 8
// Field: [7] TIMER0_EV
//
// This event flag is set when level selected by EVTOAONPOL.TIMER0_EV occurs on
// EVSTAT0.TIMER0_EV.
#define AUX_EVCTL_EVTOAONFLAGS_TIMER0_EV 0x00000080
#define AUX_EVCTL_EVTOAONFLAGS_TIMER0_EV_BITN 7
#define AUX_EVCTL_EVTOAONFLAGS_TIMER0_EV_M 0x00000080
#define AUX_EVCTL_EVTOAONFLAGS_TIMER0_EV_S 7
// Field: [6] TDC_DONE
//
// This event flag is set when level selected by EVTOAONPOL.TDC_DONE occurs on
// EVSTAT0.TDC_DONE.
#define AUX_EVCTL_EVTOAONFLAGS_TDC_DONE 0x00000040
#define AUX_EVCTL_EVTOAONFLAGS_TDC_DONE_BITN 6
#define AUX_EVCTL_EVTOAONFLAGS_TDC_DONE_M 0x00000040
#define AUX_EVCTL_EVTOAONFLAGS_TDC_DONE_S 6
// Field: [5] ADC_DONE
//
// This event flag is set when level selected by EVTOAONPOL.ADC_DONE occurs on
// EVSTAT0.ADC_DONE.
#define AUX_EVCTL_EVTOAONFLAGS_ADC_DONE 0x00000020
#define AUX_EVCTL_EVTOAONFLAGS_ADC_DONE_BITN 5
#define AUX_EVCTL_EVTOAONFLAGS_ADC_DONE_M 0x00000020
#define AUX_EVCTL_EVTOAONFLAGS_ADC_DONE_S 5
// Field: [4] AUX_COMPB
//
// This event flag is set when edge selected by EVTOAONPOL.AUX_COMPB occurs on
// EVSTAT0.AUX_COMPB.
#define AUX_EVCTL_EVTOAONFLAGS_AUX_COMPB 0x00000010
#define AUX_EVCTL_EVTOAONFLAGS_AUX_COMPB_BITN 4
#define AUX_EVCTL_EVTOAONFLAGS_AUX_COMPB_M 0x00000010
#define AUX_EVCTL_EVTOAONFLAGS_AUX_COMPB_S 4
// Field: [3] AUX_COMPA
//
// This event flag is set when edge selected by EVTOAONPOL.AUX_COMPA occurs on
// EVSTAT0.AUX_COMPA.
#define AUX_EVCTL_EVTOAONFLAGS_AUX_COMPA 0x00000008
#define AUX_EVCTL_EVTOAONFLAGS_AUX_COMPA_BITN 3
#define AUX_EVCTL_EVTOAONFLAGS_AUX_COMPA_M 0x00000008
#define AUX_EVCTL_EVTOAONFLAGS_AUX_COMPA_S 3
// Field: [2] SWEV2
//
// This event flag is set when software writes a 1 to SWEVSET.SWEV2.
#define AUX_EVCTL_EVTOAONFLAGS_SWEV2 0x00000004
#define AUX_EVCTL_EVTOAONFLAGS_SWEV2_BITN 2
#define AUX_EVCTL_EVTOAONFLAGS_SWEV2_M 0x00000004
#define AUX_EVCTL_EVTOAONFLAGS_SWEV2_S 2
// Field: [1] SWEV1
//
// This event flag is set when software writes a 1 to SWEVSET.SWEV1.
#define AUX_EVCTL_EVTOAONFLAGS_SWEV1 0x00000002
#define AUX_EVCTL_EVTOAONFLAGS_SWEV1_BITN 1
#define AUX_EVCTL_EVTOAONFLAGS_SWEV1_M 0x00000002
#define AUX_EVCTL_EVTOAONFLAGS_SWEV1_S 1
// Field: [0] SWEV0
//
// This event flag is set when software writes a 1 to SWEVSET.SWEV0.
#define AUX_EVCTL_EVTOAONFLAGS_SWEV0 0x00000001
#define AUX_EVCTL_EVTOAONFLAGS_SWEV0_BITN 0
#define AUX_EVCTL_EVTOAONFLAGS_SWEV0_M 0x00000001
#define AUX_EVCTL_EVTOAONFLAGS_SWEV0_S 0
//*****************************************************************************
//
// Register: AUX_EVCTL_O_EVTOAONPOL
//
//*****************************************************************************
// Field: [8] TIMER1_EV
//
// Select the level of EVSTAT0.TIMER1_EV that sets EVTOAONFLAGS.TIMER1_EV.
// ENUMs:
// LOW Low level
// HIGH High level
#define AUX_EVCTL_EVTOAONPOL_TIMER1_EV 0x00000100
#define AUX_EVCTL_EVTOAONPOL_TIMER1_EV_BITN 8
#define AUX_EVCTL_EVTOAONPOL_TIMER1_EV_M 0x00000100
#define AUX_EVCTL_EVTOAONPOL_TIMER1_EV_S 8
#define AUX_EVCTL_EVTOAONPOL_TIMER1_EV_LOW 0x00000100
#define AUX_EVCTL_EVTOAONPOL_TIMER1_EV_HIGH 0x00000000
// Field: [7] TIMER0_EV
//
// Select the level of EVSTAT0.TIMER0_EV that sets EVTOAONFLAGS.TIMER0_EV.
// ENUMs:
// LOW Low level
// HIGH High level
#define AUX_EVCTL_EVTOAONPOL_TIMER0_EV 0x00000080
#define AUX_EVCTL_EVTOAONPOL_TIMER0_EV_BITN 7
#define AUX_EVCTL_EVTOAONPOL_TIMER0_EV_M 0x00000080
#define AUX_EVCTL_EVTOAONPOL_TIMER0_EV_S 7
#define AUX_EVCTL_EVTOAONPOL_TIMER0_EV_LOW 0x00000080
#define AUX_EVCTL_EVTOAONPOL_TIMER0_EV_HIGH 0x00000000
// Field: [6] TDC_DONE
//
// Select level of EVSTAT0.TDC_DONE that sets EVTOAONFLAGS.TDC_DONE.
// ENUMs:
// LOW Low level
// HIGH High level
#define AUX_EVCTL_EVTOAONPOL_TDC_DONE 0x00000040
#define AUX_EVCTL_EVTOAONPOL_TDC_DONE_BITN 6
#define AUX_EVCTL_EVTOAONPOL_TDC_DONE_M 0x00000040
#define AUX_EVCTL_EVTOAONPOL_TDC_DONE_S 6
#define AUX_EVCTL_EVTOAONPOL_TDC_DONE_LOW 0x00000040
#define AUX_EVCTL_EVTOAONPOL_TDC_DONE_HIGH 0x00000000
// Field: [5] ADC_DONE
//
// Select the level of EVSTAT0.ADC_DONE that sets EVTOAONFLAGS.ADC_DONE.
// ENUMs:
// LOW Low level
// HIGH High level
#define AUX_EVCTL_EVTOAONPOL_ADC_DONE 0x00000020
#define AUX_EVCTL_EVTOAONPOL_ADC_DONE_BITN 5
#define AUX_EVCTL_EVTOAONPOL_ADC_DONE_M 0x00000020
#define AUX_EVCTL_EVTOAONPOL_ADC_DONE_S 5
#define AUX_EVCTL_EVTOAONPOL_ADC_DONE_LOW 0x00000020
#define AUX_EVCTL_EVTOAONPOL_ADC_DONE_HIGH 0x00000000
// Field: [4] AUX_COMPB
//
// Select the edge of EVSTAT0.AUX_COMPB that sets EVTOAONFLAGS.AUX_COMPB.
// ENUMs:
// LOW Falling edge
// HIGH Rising edge
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPB 0x00000010
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPB_BITN 4
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPB_M 0x00000010
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPB_S 4
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPB_LOW 0x00000010
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPB_HIGH 0x00000000
// Field: [3] AUX_COMPA
//
// Select the edge of EVSTAT0.AUX_COMPA that sets EVTOAONFLAGS.AUX_COMPA.
// ENUMs:
// LOW Falling edge
// HIGH Rising edge
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPA 0x00000008
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPA_BITN 3
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPA_M 0x00000008
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPA_S 3
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPA_LOW 0x00000008
#define AUX_EVCTL_EVTOAONPOL_AUX_COMPA_HIGH 0x00000000
//*****************************************************************************
//
// Register: AUX_EVCTL_O_DMACTL
//
//*****************************************************************************
// Field: [2] REQ_MODE
//
// UDMA0 Request mode
// ENUMs:
// SINGLE Single requests are generated on UDMA0 channel 7
// when the condition configured in SEL is met.
// BURST Burst requests are generated on UDMA0 channel 7
// when the condition configured in SEL is met.
#define AUX_EVCTL_DMACTL_REQ_MODE 0x00000004
#define AUX_EVCTL_DMACTL_REQ_MODE_BITN 2
#define AUX_EVCTL_DMACTL_REQ_MODE_M 0x00000004
#define AUX_EVCTL_DMACTL_REQ_MODE_S 2
#define AUX_EVCTL_DMACTL_REQ_MODE_SINGLE 0x00000004
#define AUX_EVCTL_DMACTL_REQ_MODE_BURST 0x00000000
// Field: [1] EN
//
// uDMA ADC interface enable.
//
// 0: Disable UDMA0 interface to ADC.
// 1: Enable UDMA0 interface to ADC.
#define AUX_EVCTL_DMACTL_EN 0x00000002
#define AUX_EVCTL_DMACTL_EN_BITN 1
#define AUX_EVCTL_DMACTL_EN_M 0x00000002
#define AUX_EVCTL_DMACTL_EN_S 1
// Field: [0] SEL
//
// Select FIFO watermark level required to trigger a UDMA0 transfer of ADC FIFO
// data.
// ENUMs:
// FIFO_ALMOST_FULL UDMA0 trigger event will be generated when the ADC
// FIFO is almost full (3/4 full).
// FIFO_NOT_EMPTY UDMA0 trigger event will be generated when there
// are samples in the ADC FIFO.
#define AUX_EVCTL_DMACTL_SEL 0x00000001
#define AUX_EVCTL_DMACTL_SEL_BITN 0
#define AUX_EVCTL_DMACTL_SEL_M 0x00000001
#define AUX_EVCTL_DMACTL_SEL_S 0
#define AUX_EVCTL_DMACTL_SEL_FIFO_ALMOST_FULL 0x00000001
#define AUX_EVCTL_DMACTL_SEL_FIFO_NOT_EMPTY 0x00000000
//*****************************************************************************
//
// Register: AUX_EVCTL_O_SWEVSET
//
//*****************************************************************************
// Field: [2] SWEV2
//
// Software event flag 2.
//
// 0: No effect.
// 1: Set software event flag 2.
#define AUX_EVCTL_SWEVSET_SWEV2 0x00000004
#define AUX_EVCTL_SWEVSET_SWEV2_BITN 2
#define AUX_EVCTL_SWEVSET_SWEV2_M 0x00000004
#define AUX_EVCTL_SWEVSET_SWEV2_S 2
// Field: [1] SWEV1
//
// Software event flag 1.
//
// 0: No effect.
// 1: Set software event flag 1.
#define AUX_EVCTL_SWEVSET_SWEV1 0x00000002
#define AUX_EVCTL_SWEVSET_SWEV1_BITN 1
#define AUX_EVCTL_SWEVSET_SWEV1_M 0x00000002
#define AUX_EVCTL_SWEVSET_SWEV1_S 1
// Field: [0] SWEV0
//
// Software event flag 0.
//
// 0: No effect.
// 1: Set software event flag 0.
#define AUX_EVCTL_SWEVSET_SWEV0 0x00000001
#define AUX_EVCTL_SWEVSET_SWEV0_BITN 0
#define AUX_EVCTL_SWEVSET_SWEV0_M 0x00000001
#define AUX_EVCTL_SWEVSET_SWEV0_S 0
//*****************************************************************************
//
// Register: AUX_EVCTL_O_EVSTAT0
//
//*****************************************************************************
// Field: [15] AUXIO2
//
// AUXIO2 pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 2.
#define AUX_EVCTL_EVSTAT0_AUXIO2 0x00008000
#define AUX_EVCTL_EVSTAT0_AUXIO2_BITN 15
#define AUX_EVCTL_EVSTAT0_AUXIO2_M 0x00008000
#define AUX_EVCTL_EVSTAT0_AUXIO2_S 15
// Field: [14] AUXIO1
//
// AUXIO1 pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 1.
#define AUX_EVCTL_EVSTAT0_AUXIO1 0x00004000
#define AUX_EVCTL_EVSTAT0_AUXIO1_BITN 14
#define AUX_EVCTL_EVSTAT0_AUXIO1_M 0x00004000
#define AUX_EVCTL_EVSTAT0_AUXIO1_S 14
// Field: [13] AUXIO0
//
// AUXIO0 pin level, read value corresponds to AUX_AIODIO0:GPIODIN bit 0.
#define AUX_EVCTL_EVSTAT0_AUXIO0 0x00002000
#define AUX_EVCTL_EVSTAT0_AUXIO0_BITN 13
#define AUX_EVCTL_EVSTAT0_AUXIO0_M 0x00002000
#define AUX_EVCTL_EVSTAT0_AUXIO0_S 13
// Field: [12] AON_PROG_WU
//
// AON_EVENT:AUXWUSEL.WU2_EV OR AON_EVENT:AUXWUSEL.WU1_EV OR
// AON_EVENT:AUXWUSEL.WU0_EV
#define AUX_EVCTL_EVSTAT0_AON_PROG_WU 0x00001000
#define AUX_EVCTL_EVSTAT0_AON_PROG_WU_BITN 12
#define AUX_EVCTL_EVSTAT0_AON_PROG_WU_M 0x00001000
#define AUX_EVCTL_EVSTAT0_AON_PROG_WU_S 12
// Field: [11] AON_SW
//
// AON_WUC:AUXCTL.SWEV
#define AUX_EVCTL_EVSTAT0_AON_SW 0x00000800
#define AUX_EVCTL_EVSTAT0_AON_SW_BITN 11
#define AUX_EVCTL_EVSTAT0_AON_SW_M 0x00000800
#define AUX_EVCTL_EVSTAT0_AON_SW_S 11
// Field: [10] OBSMUX1
//
// Observation input 1 from IOC.
// This event is configured by IOC:OBSAUXOUTPUT.SEL1.
#define AUX_EVCTL_EVSTAT0_OBSMUX1 0x00000400
#define AUX_EVCTL_EVSTAT0_OBSMUX1_BITN 10
#define AUX_EVCTL_EVSTAT0_OBSMUX1_M 0x00000400
#define AUX_EVCTL_EVSTAT0_OBSMUX1_S 10
// Field: [9] OBSMUX0
//
// Observation input 0 from IOC.
// This event is configured by IOC:OBSAUXOUTPUT.SEL0 and can be overridden by
// IOC:OBSAUXOUTPUT.SEL_MISC.
#define AUX_EVCTL_EVSTAT0_OBSMUX0 0x00000200
#define AUX_EVCTL_EVSTAT0_OBSMUX0_BITN 9
#define AUX_EVCTL_EVSTAT0_OBSMUX0_M 0x00000200
#define AUX_EVCTL_EVSTAT0_OBSMUX0_S 9
// Field: [8] ADC_FIFO_ALMOST_FULL
//
// AUX_ANAIF:ADCFIFOSTAT.ALMOST_FULL
#define AUX_EVCTL_EVSTAT0_ADC_FIFO_ALMOST_FULL 0x00000100
#define AUX_EVCTL_EVSTAT0_ADC_FIFO_ALMOST_FULL_BITN 8
#define AUX_EVCTL_EVSTAT0_ADC_FIFO_ALMOST_FULL_M 0x00000100
#define AUX_EVCTL_EVSTAT0_ADC_FIFO_ALMOST_FULL_S 8
// Field: [7] ADC_DONE
//
// AUX_ANAIF ADC conversion done event.
#define AUX_EVCTL_EVSTAT0_ADC_DONE 0x00000080
#define AUX_EVCTL_EVSTAT0_ADC_DONE_BITN 7
#define AUX_EVCTL_EVSTAT0_ADC_DONE_M 0x00000080
#define AUX_EVCTL_EVSTAT0_ADC_DONE_S 7
// Field: [6] SMPH_AUTOTAKE_DONE
//
// See AUX_SMPH:AUTOTAKE.SMPH_ID for description.
#define AUX_EVCTL_EVSTAT0_SMPH_AUTOTAKE_DONE 0x00000040
#define AUX_EVCTL_EVSTAT0_SMPH_AUTOTAKE_DONE_BITN 6
#define AUX_EVCTL_EVSTAT0_SMPH_AUTOTAKE_DONE_M 0x00000040
#define AUX_EVCTL_EVSTAT0_SMPH_AUTOTAKE_DONE_S 6
// Field: [5] TIMER1_EV
//
// AUX_TIMER1_EV event, see AUX_TIMER:T1TARGET for description.
#define AUX_EVCTL_EVSTAT0_TIMER1_EV 0x00000020
#define AUX_EVCTL_EVSTAT0_TIMER1_EV_BITN 5
#define AUX_EVCTL_EVSTAT0_TIMER1_EV_M 0x00000020
#define AUX_EVCTL_EVSTAT0_TIMER1_EV_S 5
// Field: [4] TIMER0_EV
//
// AUX_TIMER0_EV event, see AUX_TIMER:T0TARGET for description.
#define AUX_EVCTL_EVSTAT0_TIMER0_EV 0x00000010
#define AUX_EVCTL_EVSTAT0_TIMER0_EV_BITN 4
#define AUX_EVCTL_EVSTAT0_TIMER0_EV_M 0x00000010
#define AUX_EVCTL_EVSTAT0_TIMER0_EV_S 4
// Field: [3] TDC_DONE
//
// AUX_TDC:STAT.DONE
#define AUX_EVCTL_EVSTAT0_TDC_DONE 0x00000008
#define AUX_EVCTL_EVSTAT0_TDC_DONE_BITN 3
#define AUX_EVCTL_EVSTAT0_TDC_DONE_M 0x00000008
#define AUX_EVCTL_EVSTAT0_TDC_DONE_S 3
// Field: [2] AUX_COMPB
//
// Comparator B output
#define AUX_EVCTL_EVSTAT0_AUX_COMPB 0x00000004
#define AUX_EVCTL_EVSTAT0_AUX_COMPB_BITN 2
#define AUX_EVCTL_EVSTAT0_AUX_COMPB_M 0x00000004
#define AUX_EVCTL_EVSTAT0_AUX_COMPB_S 2
// Field: [1] AUX_COMPA
//
// Comparator A output
#define AUX_EVCTL_EVSTAT0_AUX_COMPA 0x00000002
#define AUX_EVCTL_EVSTAT0_AUX_COMPA_BITN 1
#define AUX_EVCTL_EVSTAT0_AUX_COMPA_M 0x00000002
#define AUX_EVCTL_EVSTAT0_AUX_COMPA_S 1
// Field: [0] AON_RTC_CH2
//
// AON_RTC:EVFLAGS.CH2
#define AUX_EVCTL_EVSTAT0_AON_RTC_CH2 0x00000001
#define AUX_EVCTL_EVSTAT0_AON_RTC_CH2_BITN 0
#define AUX_EVCTL_EVSTAT0_AON_RTC_CH2_M 0x00000001
#define AUX_EVCTL_EVSTAT0_AON_RTC_CH2_S 0
//*****************************************************************************
//