Skip to content

Commit

Permalink
site build using GitHub Actions
Browse files Browse the repository at this point in the history
  • Loading branch information
github-actions committed Dec 14, 2024
1 parent 54e21e6 commit fc3bc58
Show file tree
Hide file tree
Showing 3 changed files with 57 additions and 0 deletions.
14 changes: 14 additions & 0 deletions categories/co543/e20.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,14 @@
---
layout: project_batch
title: E20 Image Processing Projects (CO543)
permalink: /co543/e20/
has_children: true
parent: Image Processing Projects (CO543)
batch: e20
code: co543
readmore: '#'
search_exclude: true
default_thumb_image: /data/categories/co543/thumbnail.jpg
description: This section contains projects conducted as a partial requirement to
complete the course CO543 - Image Processing
---
Original file line number Diff line number Diff line change
@@ -0,0 +1,22 @@
---
layout: project_page
title: RV32IM_Pipelined_Processor_Group 05
permalink: /co502/e20/RV32IM_Pipelined_Processor_Group-05/
description: 'The RV32IM pipeline processor project designs a 32-bit RISC-V processor
with 5 stages: IF, ID, EX, MEM, WB. It supports RV32I base and M-extension (MUL/DIV),
using forwarding, stalling, and branch prediction to manage hazards. Implemented
in Verilog, it is simulated, tested with RISC-V tools, and optimized for performance.'
has_children: false
parent: E20 Advanced Computer Architecture (CO502)
grand_parent: Advanced Computer Architecture (CO502)
cover_url: /data/categories/co502/cover_page.jpg
thumbnail_url: /data/categories/co502/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e20-co502-RV32IM_Pipelined_Processor_Group-05
page_url: https://cepdnaclk.github.io/e20-co502-RV32IM_Pipelined_Processor_Group-05
forks: 1
watchers: 0
stars: 0
started_on: '2024-12-14T03:03:49Z'
---

The RV32IM pipeline processor project designs a 32-bit RISC-V processor with 5 stages: IF, ID, EX, MEM, WB. It supports RV32I base and M-extension (MUL/DIV), using forwarding, stalling, and branch prediction to manage hazards. Implemented in Verilog, it is simulated, tested with RISC-V tools, and optimized for performance.
21 changes: 21 additions & 0 deletions projects/github_projects/co543/e20/SkinVision.md
Original file line number Diff line number Diff line change
@@ -0,0 +1,21 @@
---
layout: project_page
title: SkinVision
permalink: /co543/e20/SkinVision/
description: 'The project, ''SkinVision: Skin Tone, Texture and Health Analyzer''
aims to develop an advanced system that leverages image processing to analyze skin
images.'
has_children: false
parent: E20 Image Processing Projects (CO543)
grand_parent: Image Processing Projects (CO543)
cover_url: /data/categories/co543/cover_page.jpg
thumbnail_url: /data/categories/co543/thumbnail.jpg
repo_url: https://github.com/cepdnaclk/e20-co543-SkinVision
page_url: https://cepdnaclk.github.io/e20-co543-SkinVision
forks: 0
watchers: 0
stars: 0
started_on: '2024-12-14T16:40:29Z'
---

The project, 'SkinVision: Skin Tone, Texture and Health Analyzer' aims to develop an advanced system that leverages image processing to analyze skin images.

0 comments on commit fc3bc58

Please sign in to comment.