Update README.md

README.md

@@ -2,6 +2,13 @@ ___
 # RV32IM Pipelined Processor Design
 ___
 
+## Our Team
+
+-  E/20/032, Bandara A.M.N.C., [e20032@eng.pdn.ac.lk](mailto:e20032@eng.pdn.ac.lk)
+-  E/20/034, Bandara G.M.M.R., [e20034@eng.pdn.ac.lk](mailto:e20034@eng.pdn.ac.lk)
+-  E/20/157, Janakantha S.M.B.G., [e20157@eng.pdn.ac.lk](mailto:e20157@eng.pdn.ac.lk)
+
+
 ## Abstract
 
 This project focuses on the design and implementation of a custom 32-bit RISC-V processor supporting the RV32IM instruction set architecture (ISA). Developed as part of the Advanced Computer Architecture course (CO502), the processor encompasses essential features of the RISC-V standard, including integer operations (RV32I) and multiplication/division (M extension).