This project implements real time linear image filtering in verilog. The coefficents of the 5x5 filter window are configurable through the UART of the MicroBlaze subsystem.
-
Notifications
You must be signed in to change notification settings - Fork 0
balazsplaszkony/Image-processing-on-FPGA
About
University assignment, Budapest University of Technology and Economics, Electrical Engineering, MSc
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published