Skip to content

Commit

Permalink
Update README.md
Browse files Browse the repository at this point in the history
- added IO cellset in PDK contents section
- added 'tool list' section

Signed-off-by: Sergei Andreev <116548619+sergeiandreyev@users.noreply.github.com>
  • Loading branch information
sergeiandreyev authored Mar 26, 2024
1 parent 01ed68f commit 5c2adc1
Showing 1 changed file with 32 additions and 7 deletions.
39 changes: 32 additions & 7 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -23,7 +23,7 @@ is not intended to be used for production at this moment.
# SG13G2 Process Node

SG13G2 is a high performance BiCMOS technology with a 0.13 μm CMOS process. It contains bipolar
devices based on SiGe:C npn-HBT's with up to 350 GHz transient frequency ($f_T$) and 450 GHz oscillation
devices based on SiGe:C npn-HBT's with up to 350 GHz transition frequency ($f_T$) and 450 GHz oscillation
frequency ($f_{max}$). This process provides 2 gate oxides: A thin gate oxide for the 1.2 V digital logic and a thick
oxide for a 3.3 V supply voltage. For both modules NMOS, PMOS and isolated NMOS transistors are
offered. Further passive components like poly silicon resistors and MIM capacitors are available. The
Expand All @@ -35,9 +35,14 @@ backend option offers 5 thin metal layers, two thick metal layers (2 and 3 μm t
* CDL
* GDSII
* LEF, Tech LEF
* SPICE Netlist
* Liberty
* SPICE Netlist
* Verilog
* IO cellset
* GDSII
* LEF
* Liberty (dummy)
* SPICE Netlist
* SRAM cellset
* CDL
* GDSII
Expand All @@ -46,11 +51,12 @@ backend option offers 5 thin metal layers, two thick metal layers (2 and 3 μm t
* Verilog
* Primitive devices
* GDSII
* KLayout layer property and tech files
* KLayout DRC rules (minimal set)
* KLayout PyCells
* initial version of the wrapper API
* sample cells
* KLayout tool data:
* layer property and tech files
* DRC rules (minimal set)
* PyCells
* initial version of the wrapper API
* sample cells
* Pcells (for reference only) `libs.tech/pycell`
* MOS/HBT/Passive device models for ngspice/Xyce
* xschem: primitive device symbols, settings and testbenches
Expand All @@ -59,6 +65,25 @@ backend option offers 5 thin metal layers, two thick metal layers (2 and 3 μm t
* MOS/HBT Measurements in MDM format
* Project Roadmap Gantt chart

## Supported EDA Tools

* ngspice
* Download: https://ngspice.sourceforge.io/download.html
* Source: https://sourceforge.net/p/ngspice/ngspice/ci/master/tree
* Xyce
* Download: https://xyce.sandia.gov/downloads/executables
* Source: https://github.com/Xyce/Xyce
* xschem
* Source: https://github.com/StefanSchippers/xschem
* Qucs-S
* Download: https://ra3xdh.github.io
* Source: https://github.com/ra3xdh/qucs_s
* KLayout
* Download: https://www.klayout.de/build.html
* Source: https://github.com/KLayout/klayout
* OpenEMS
* Source: https://github.com/thliebig/openEMS-Project

## Contributing

Thank you for considering contributing to IHP Open Source PDK project on GitHub! To get started, please fork the **'dev'** branch of the repository and create a new branch for your contributions. Whether you're interested in code improvements, bug fixes, feature additions, or documentation enhancements, your input is invaluable. Please ensure your code adheres to [GitHub coding standards](https://github.com/git/git/blob/master/Documentation/CodingGuidelines) and accompanies appropriate tests. Please see the [Contributing file](CONTRIBUTING.md) for additional details. We appreciate your support and look forward to collaborating with you!
Expand Down

0 comments on commit 5c2adc1

Please sign in to comment.