You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
verific : VHDL assert DFF initial value set on Verific library patch#4764
Merged
mmicko merged 1 commit intomainYosysHQ/yosys:mainfrom micko/verific_vhdl_assertYosysHQ/yosys:micko/verific_vhdl_assertCopy head branch name to clipboardNov 25, 2024
