Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

verific : VHDL assert DFF initial value set on Verific library patch #4764

Merged
merged 1 commit into from
Nov 25, 2024

Conversation

mmicko
Copy link
Member

@mmicko mmicko commented Nov 21, 2024

What are the reasons/motivation for this change?
Recognizing DFF excusively used by assert is not that easy since it can be optimized in various ways by Verific itself.

Explain how this is achieved.
Initial value of DFF is set in our own Verific patch.

@mmicko mmicko requested a review from nakengelhardt November 21, 2024 13:12
@mmicko mmicko merged commit 9512ec4 into main Nov 25, 2024
44 checks passed
@mmicko mmicko deleted the micko/verific_vhdl_assert branch November 25, 2024 14:06
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant