5-Stage-Pipeline-Processor

We have designed a 5 Stage Pipeline Processor based on the MIPS architecture

We have designed 19 instructions which are mentioned below:

ADD SUB AND OR XOR NOT CMP MOV NOP ADDI ANDI ORI XORI MOVI JC JZ LW SW JUMP