mock-array: delete more harm than good README.md #2742
Merged
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Some of the most interesting documentation has been moved to platforms/asap7/constraints.sdc Regenerating the Verilog or changing parameters is there for reference, it isn't really an end user feature. The Verilog code commited to git is the only one that is actively studied and run through regression tests. Any change to the Verilog code would need to come with careful updates to the config.mk for Element and mock-array. Signed-off-by: Øyvind Harboe <oyvind.harboe@zylin.com>
maliberty
approved these changes
Jan 29, 2025
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Some of the most interesting documentation has been moved to platforms/asap7/constraints.sdc
Regenerating the Verilog or changing parameters is there for reference, it isn't really an end user feature. The Verilog code commited to git is the only one that is actively studied and run through regression tests.
Any change to the Verilog code would need to come with careful updates to the config.mk for Element and mock-array.