Skip to content

Latest commit

 

History

History
7 lines (4 loc) · 518 Bytes

README.md

File metadata and controls

7 lines (4 loc) · 518 Bytes

Verilog-Programming

Verilog is a Hardware Description Language; a textual format for describing electronic circuits and systems. Applied to electronic design, Verilog is intended to be used for verification through simulation, for timing analysis, for test analysis (testability analysis and fault grading) and for logic synthesis.

All Programs are written in Xilinx ISE Design Suite

XilinxISE_DS_Logo