-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathmealy1.eda.rpt
119 lines (99 loc) · 6.63 KB
/
mealy1.eda.rpt
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
EDA Netlist Writer report for mealy1
Tue Mar 01 15:16:48 2022
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. EDA Netlist Writer Summary
3. Simulation Settings
4. Simulation Generated Files
5. Timing Analysis Settings
6. Timing Analysis Generated Files
7. EDA Netlist Writer Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+------------------------------------------------------------------------+
; EDA Netlist Writer Summary ;
+--------------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Tue Mar 01 15:16:48 2022 ;
; Revision Name ; mealy1 ;
; Top-level Entity Name ; mealy1 ;
; Family ; FLEX10KE ;
; Simulation Files Creation ; Successful ;
; Timing Analysis Files Creation ; Successful ;
+--------------------------------+---------------------------------------+
+-----------------------------------------------------------------------------------------------------------------+
; Simulation Settings ;
+--------------------------------------------------------------------------------------------+--------------------+
; Option ; Setting ;
+--------------------------------------------------------------------------------------------+--------------------+
; Tool Name ; Custom Verilog HDL ;
; Generate netlist for functional simulation only ; Off ;
; Time scale ; 1 ps ;
; Truncate long hierarchy paths ; Off ;
; Map illegal HDL characters ; Off ;
; Flatten buses into individual nodes ; Off ;
; Maintain hierarchy ; Off ;
; Bring out device-wide set/reset signals as ports ; Off ;
; Enable glitch filtering ; Off ;
; Do not write top level VHDL entity ; Off ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off ;
; Architecture name in VHDL output netlist ; structure ;
+--------------------------------------------------------------------------------------------+--------------------+
+------------------------------------------------------------+
; Simulation Generated Files ;
+------------------------------------------------------------+
; Generated Files ;
+------------------------------------------------------------+
; C:/altera/81/quartus/mealy1/simulation/custom/mealy1.vo ;
; C:/altera/81/quartus/mealy1/simulation/custom/mealy1_v.sdo ;
+------------------------------------------------------------+
+----------------------------------------------------------+
; Timing Analysis Settings ;
+-------------------------------------+--------------------+
; Option ; Setting ;
+-------------------------------------+--------------------+
; Tool Name ; Custom Verilog HDL ;
; Time scale ; 1 ps ;
; Truncate long hierarchy paths ; Off ;
; Map illegal HDL characters ; Off ;
; Flatten buses into individual nodes ; Off ;
+-------------------------------------+--------------------+
+--------------------------------------------------------+
; Timing Analysis Generated Files ;
+--------------------------------------------------------+
; Generated Files ;
+--------------------------------------------------------+
; C:/altera/81/quartus/mealy1/timing/custom/mealy1.vo ;
; C:/altera/81/quartus/mealy1/timing/custom/mealy1_v.sdo ;
+--------------------------------------------------------+
+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
Info: Processing started: Tue Mar 01 15:16:48 2022
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off mealy1 -c mealy1
Info: Generated files "mealy1.vo" and "mealy1_v.sdo" in directory "C:/altera/81/quartus/mealy1/simulation/custom/" for EDA simulation tool
Info: Generated files "mealy1.vo" and "mealy1_v.sdo" in directory "C:/altera/81/quartus/mealy1/timing/custom/" for EDA timing analysis tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 0 warnings
Info: Peak virtual memory: 163 megabytes
Info: Processing ended: Tue Mar 01 15:16:48 2022
Info: Elapsed time: 00:00:00
Info: Total CPU time (on all processors): 00:00:00