Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Verilog file for IO cells #84

Merged
merged 3 commits into from
May 6, 2024

Conversation

dnltz
Copy link
Contributor

@dnltz dnltz commented Apr 27, 2024

This pull requests adds klayoutrc to the .gitignore file and also adds a verilog file to describe the current sg13g2_io cells.

dnltz added 2 commits April 26, 2024 15:23
klayout might create a klayoutrc file in libs.tech/klayout.
Ignore these type of files since they shouldn't get pushed.

Signed-off-by: Daniel Schultz <d.schultz@phytec.de>
Design definition are required to embed IO blocks directly
into a design file. This file adds a basic representation
of all digital and analog cells.

Signed-off-by: Daniel Schultz <d.schultz@phytec.de>
@dnltz dnltz force-pushed the WIP/dnltz/io-verilog branch from cb9816d to 58bc92e Compare April 27, 2024 18:59
Signed-off-by: Krzysztof Herman <141824113+KrzysztofHerman@users.noreply.github.com>
@KrzysztofHerman KrzysztofHerman merged commit e076932 into IHP-GmbH:dev May 6, 2024
12 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants