Fix the vga_alive with cache DUT #738
Merged
+15
−12
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
|
Can you please add this test back int other level0/level2? |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
This pull request includes several changes to the
big_core_cachel1testbench and tracking files to fix memory handling and fix the codebase.Memory handling fix:
verif/big_core_cachel1/tb/big_core_cachel1_tb.sv: Introduced a new temporary data memory arrayTempDMemto facilitate backdoor memory loading and forcing operations. This change ensures thatTempDMemis used for loading and forcing operations, and then its contents are assigned toDMem. [1] [2]verif/big_core_cachel1/tb/big_core_cachel1_tb.sv: Added assignment toNextDMemfromDMemto ensure consistency in memory writes.Codebase fixing the Verification:
verif/big_core_cachel1/tb/big_core_cachel1_tb.sv: ReplacedMAFIA_DFFmacros with direct assignments for samplingcache2fm_req_q3address and valid signals, to align correctly the access to far memory. (fixed the bug)verif/big_core_cachel1/tb/trk/big_core_cachel1_trk.vh: ReplacedMAFIA_DFFmacros with direct assignments forRegionMemRdEnQ105H, fixing the alignment for the tracker