Skip to content

Latest commit

 

History

History
5 lines (4 loc) · 206 Bytes

README.md

File metadata and controls

5 lines (4 loc) · 206 Bytes

Advanced Logic Synthesis

This is "2021 NTHU CS613200 Advanced Logic Synthesis" course project.

Final Project: Technology Mapping

Implement a two-stage algorithm for technology mapping in FPGA design.