Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[BUG] MOV (A0-A3) imm len problem #5

Open
MeiVinEight opened this issue Aug 3, 2023 · 1 comment
Open

[BUG] MOV (A0-A3) imm len problem #5

MeiVinEight opened this issue Aug 3, 2023 · 1 comment
Assignees

Comments

@MeiVinEight
Copy link

image
This picture is from Intel® 64 and IA-32 Architectures Volume 2.
MOV (A0-A3) opcode's is always 64-bit in 64-bit mod, this conclusion comes from HxD:
image
When it disassembles this machine code, the imm len is 8 bytes,

@DispatchCode DispatchCode self-assigned this Nov 18, 2023
@DispatchCode
Copy link
Owner

Hi, thanks for sharing.

How did you generate the machine code? Is that hand-written or assembled?
That's interesting anyhow. But I'm not so sure is correct, at a quick look.

Anyhow, reading the quote from Intel seems not wrong what I did: is not mentioned the qword.

Should be interesting try with LLVM, or maybe try to use the instruction disassembler from Intel.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants