Popular repositories Loading

1. openroad-rules-to-cadence-captable openroad-rules-to-cadence-captable Public

   Python 1

2. DT DT Public

   C++

3. OpenRCX OpenRCX Public

   Forked from The-OpenROAD-Project/OpenRCX

   C++

4. XiangShan XiangShan Public

   Forked from OpenXiangShan/XiangShan

   Open-source high-performance RISC-V processor

   Scala

5. freepdk-45nm freepdk-45nm Public

   Forked from mflowgen/freepdk-45nm

   ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen

   Verilog

6. OpenROAD OpenROAD Public

   Forked from The-OpenROAD-Project/OpenROAD

   OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/

   Verilog