Popular repositories Loading

1. Incoherent_Cache Incoherent_Cache Public

   Two incoherent Caches interacting with single memory through memory_access_arbiter. Cache reads address 0x53 from memory upon cache_miss. After that it writes to that address but that cache entry …

   SystemVerilog 2

2. Custom-Serial-Protocol Custom-Serial-Protocol Public

   RTL detects a packet and performs LED on/off based on command bytes in packet. It has a serial TX/RX bus to communicate. It drives RX with TX bytes after link_stable is achieved(Align Markers detec…

   SystemVerilog 1

3. APB_Responder APB_Responder Public

   APB Responder RTL code and SV Testbench

   SystemVerilog

4. Out_of_Order_Responder Out_of_Order_Responder Public

   Demonstrates RTL for Out of Order response concept akin to AXI4 although not implemented with AXI4 signals

   SystemVerilog

5. AHB_UVM_Driver AHB_UVM_Driver Public

   SystemVerilog

6. AXI_Out_of_Order_Responder AXI_Out_of_Order_Responder Public

   SystemVerilog